From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 0C80CC55162 for ; Sun, 2 Aug 2026 20:34:19 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:Cc:To:In-Reply-To:References:Message-Id :MIME-Version:Subject:Date:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=cY3GvxqiqnPKNoeLCvpI8GjHR0MNAy6ma200cZaQ6wE=; b=IYC3+NNg3jpAbA JyQBCvjyqP0TqjuWj8JRU7c/Ub1BNcVOVkqCOiO5nsxBWULxqqqVFhcurt06fY4QC/rnrN0hP1xZo Gho8mXSQb0HQ9+s9ySBT2ukfyor0FA0LyomW59SgpcOCfqdmiacFqd6tv8fhZpDndHOb3nmTLgroX V7sTvrNCbbN9OzMKHWPwdIZBg7flgD2ljSiZ+NS9k1xzGyIWaK2ySoGc80w5bKte+XjDv8NW+ZUeu bZoQp1Wetm7LI8txFEPKpofVgcVs6cdayScQoh8GDDZ+/5dN0VBZrfeb0lhjKBezoQrYHe4Iz+aru miDXucp8+dvkB70WmwIA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.99.1 #2 (Red Hat Linux)) id 1wqct0-0000000G1Ri-0YQE; Sun, 02 Aug 2026 20:34:18 +0000 Received: from mail-wm1-x32c.google.com ([2a00:1450:4864:20::32c]) by bombadil.infradead.org with esmtps (Exim 4.99.1 #2 (Red Hat Linux)) id 1wqcsx-0000000G1Pj-1Xfy for linux-phy@lists.infradead.org; Sun, 02 Aug 2026 20:34:16 +0000 Received: by mail-wm1-x32c.google.com with SMTP id 5b1f17b1804b1-496bb7cdf51so14427485e9.2 for ; Sun, 02 Aug 2026 13:34:14 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1785702853; x=1786307653; darn=lists.infradead.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=zTzARpAQ1FqRSZRcOjFrojuzS0OziBZa0kjKlGuymNY=; b=n7cuyhG/VQGWasekqz5RmHF1VTljr5E61wxPuGm7unzFOIZ6+nihEQeGRq8GG/zYOk a9e+4mseDyqgk51e+1Y8+i0ry7pybm7p5Nc5ght3h0nvnc+bryZ/jgUnfnBgfpqMfQOn MMQHwKhhzmdgNWlXjoNp82mkBoawbtEQ7xCaQ0OnPdGHKu4Q1J7q9D5raZHli/L4Ys/D rYXWhPHEOAZ8r/hnKqt8JWJiMo3zBx+DdVPnVKeoblxvciUPY7VvB4xm/WA9BTTzORbN vfKsNGEilRt28rJbCzSwCgkGwepLA56FeckgJoGcvjECpTuRTmB7i6dy4FQtBiw1hewc dbEw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1785702853; x=1786307653; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=zTzARpAQ1FqRSZRcOjFrojuzS0OziBZa0kjKlGuymNY=; b=CNpo4WBxc3zRT6860Ix+570pxHgvKh8CCKA5CpBE4C6eEbGN6mYXXf8Mf6lazcY7Ci xSnolDtPJc2NLk7m/CvQ0+11TU/iKFdeFmpG4V56MnHQ9t45q8aFM30NBowo1y6NxG4V mOU2b3Av3DZG4B+GazgQACiSo7RP33IQ/NhJQofgA6cwVy4mpQ2qD0XKEnXiHD5fjAUc 5E+V7iYgz773axPKMow+FLWCfsqVDNgc0Jg5T5BVaxKc3j6ec8/mzq6yZMVd9M9RIlIT E921ZXtDnJ/wySU/VYwG625peF0q2apqPGJim5CwDHGrQ2xUeC6Ji+dZRVLHbD17hG3K RfxQ== X-Forwarded-Encrypted: i=1; AHgh+RoBYOA7EtFz0l+tFXl79wctbi/1wKP7kOoPZaAUaVVNamMwwlipOdejG484Y7Q3LsAZcgOUJcNVz7M=@lists.infradead.org X-Gm-Message-State: AOJu0YzkjcIOjthpjd9BAonywdhq8KcZOGcbQX4859r2M0Tf8VjLNZl/ pseK7V7KI4cpudwsGt29MDkJoU6CVC3ztpGU5UZ2h75uiEEc7PS9bD44 X-Gm-Gg: AR+sD11RgWYxWDsi9/MglzYcw8z8usifTxHmrjKlw9CxbfXR7pgZlweoaaTvcKPCUnV 59FiWz9egddHH8GGNgT9PnOsGKnbpy7xNZvpK2DPXvaBBJD3ZGAxfkkjr4HrjpHnU1jg+8IfgoR agyB3XWSt9VHyh4e6+6LOJNs+RBfjEIQxWaYPln2MF7Fy1FIuhzmRBYoGrjoBrRxIqYCzpPPZ9L ALnYGmc6UxOqbQqOR0RLAYk5nxI9oBzuNPQOzm2WWFimZj1mQZfzciINVNeUm9hicU/M9WEVv4M j8oDZPa3be+vSORLFHjLFgHG9R001QG/Ei28hNdZEl+N0Dh41aYNHUVlyr0mt4O8zbw1eQUur6X vO0WnPCGWhJMlawb70oPjBuyhC3V9VBOvtqFQ6HM1buQZZzWqam594bJCGpzXPfz7MG8FAj9PuS C3Fyu6gceljU/nlwkO14guceD81kPff39fH9J5oS1YNm5eKnUtSx/Xks5fhKvnkxEdkRF+deFP X-Received: by 2002:a05:600c:3b1f:b0:495:64c6:84e9 with SMTP id 5b1f17b1804b1-4980c5e0e47mr137576315e9.0.1785702853071; Sun, 02 Aug 2026 13:34:13 -0700 (PDT) Received: from [192.168.0.2] ([197.250.226.155]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-49807bb45ebsm118499905e9.4.2026.08.02.13.34.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 02 Aug 2026 13:34:12 -0700 (PDT) From: =?utf-8?q?Stefan_D=C3=B6singer?= Date: Sun, 02 Aug 2026 23:33:34 +0300 Subject: [PATCH v9 02/12] dt-bindings: clk: zte: Add zx297520v3 matrix clock and reset controller MIME-Version: 1.0 Message-Id: <20260802-zx29clk-v9-2-d05530d85d28@gmail.com> References: <20260802-zx29clk-v9-0-d05530d85d28@gmail.com> In-Reply-To: <20260802-zx29clk-v9-0-d05530d85d28@gmail.com> To: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Philipp Zabel , Brian Masney , Vinod Koul , Neil Armstrong , Russell King , Lee Jones Cc: linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-phy@lists.infradead.org, mfd@lists.linux.dev, =?utf-8?q?Stefan_D=C3=B6singer?= , Krzysztof Kozlowski X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=10475; i=stefandoesinger@gmail.com; h=from:subject:message-id; bh=teIthTUZUUG27g6rTGA+Gnp1H6xnG5Y2mXlLPS6PaqE=; b=owEBiQJ2/ZANAwAIAT0TvMhUTxoiAcsmYgBqb6myeRhCvp2m/eQhdoPkAuo//XXbiyrj1eN2K gQTzkw3Sk+JAk8EAAEIADkWIQRDFvS2qgVbJ5UyXWw9E7zIVE8aIgUCam+pshsUgAAAAAAEAA5t YW51MiwyLjUrMS4xMiwyLDIACgkQPRO8yFRPGiKyBA/7BNffsgTp4U9tzGEFqjt39ml+DVHG1sb CKoOaulIyXtOrNcTNAPgqfm403IfLR7v5EhNynZj9vJGRpl65Y0wMCDZ48zyYVfWFENenVa5vyX Wz/rNI6YpSJB8QXKU98OLikUG8zgGXDCi0jAj3W9CCVDF304w0lSm0rj5uKNZ9C7oxy8bt/7W5N PSx88zKl82iEQhVshAN9QDclYIj+QTJBZ6ymi0nm5U6bxSodVyKjOEoYt9UjO12GNu5bFIxYqOc ZDssh27/cUesG7KBrYMjo1kvaygEpkIQXc35y/I9Kam2BJ6jUR0lzHSWL8bxNY7l+aaD0Esk6cv BMibbJN7y7z5OAvyNubr/nswM0Nnj6a544pmkt+to6pLr5Y9FgH7FWSdVnMdwPM4ncP4KdRVcLy 9T/s447eNkBLT5qM/k/y/k9cZqdMPJ3xRsHaR+5Lq7s/HxAyceRq+4TsmuRhAgokqpH+OXcxEel cBquuIPJWWcrvqO94Hh7305AN9gG+98Wv6mjPWDRMdjWE/vsbynJVlTarBnwvLhS7Tlcwd4hzn0 YKdzCoTnRDSwv32nqMic7ULpI6YB84+qREh+kFHbkqiV/7nriFntoT1pCPCFaKddeAX98RR8WsG +lyX6v+H3ax7TTe1hW2mWMjf7VLxYkPOx/pvhetIXSj1ljQP4L5M= X-Developer-Key: i=stefandoesinger@gmail.com; a=openpgp; fpr=4F9C2C8728019633893EBBB98CB81F9A72BBA155 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.9.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20260802_133415_467592_F2FD735A X-CRM114-Status: GOOD ( 27.26 ) X-BeenThere: linux-phy@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: Linux Phy Mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-phy" Errors-To: linux-phy-bounces+linux-phy=archiver.kernel.org@lists.infradead.org VGhpcyBjb250cm9sbGVyIGNvbnRhaW5zIGNsb2NrcyBhbmQgcmVzZXRzIGZvciBoaWdoIHNwZWVk IGRldmljZXMgb24gdGhlCnp4Mjk3NTIwdjMgYm9hcmQgYW5kIGhhcmR3YXJlIHNwaW5sb2NrcyB0 aGF0IEkgZXhwZWN0IHdpbGwgYmUgbmVjZXNzYXJ5CnRvIGNvbW11bmljYXRlIGNvcnJlY3RseSB3 aXRoIHRoZSBMVEUgRFNQIGZpcm13YXJlIGJsb2IuCgpJIGRvbid0IGtub3cgbXVjaCBhYm91dCB0 aGUgaHdsb2NrcyB5ZXQgb3RoZXIgdGhhbiB0aGF0IHRoZXkgZXhpc3QsIHNvCnRoZXJlIGlzIG5v IGhlYWRlciB5ZXQgYWRkaW5nIG1lYW5pbmcgdG8gdGhlaXIgaW5kaWNlcy4gUHJlc3VtYWJseSB0 aGF0Cm1lYW5pbmcgZG9lc24ndCBleGlzdCBpbiBoYXJkd2FyZSBhbmQgaXMgZGUgZmFjdG8gZGVm aW5lZCBieSBaVEUncwpmaXJtd2FyZSBibG9icyBydW5uaW5nIG9uIHRoZSBycHJvY3MuCgpUaGUg enRlLXp4Mjk3NTIwdjMtY3JtIGRyaXZlciB3aWxsIGluc3RhbnRpYXRlIHNlcGFyYXRlIE1GRCBj aGlsZHJlbiBmb3IKY2xvY2tzIGFuZCByZXNldHMsIHdoaWNoIGFyZSBoYW5kbGVkIGJ5IHNlcGFy YXRlIGNsb2NrIGFuZCByZXNldApkcml2ZXJzLgoKUmV2aWV3ZWQtYnk6IEtyenlzenRvZiBLb3ps b3dza2kgPGtyenlzenRvZi5rb3psb3dza2lAb3NzLnF1YWxjb21tLmNvbT4KU2lnbmVkLW9mZi1i eTogU3RlZmFuIETDtnNpbmdlciA8c3RlZmFuZG9lc2luZ2VyQGdtYWlsLmNvbT4KLS0tCgp2OC0+ djk6CiopIFRoZSBTRElPIGNvbnRyb2xsZXJzIGFuZCBHTUFDIGRlcGVuZCBvbiB0b3Bjcm0ncyBh aGIgY2xvY2sgZm9yCnJlZ2lzdGVyIGFjY2VzcyAvIGRtYSBvcGVyYXRpb24uIEFkZCB0aGUgaW5w dXQgdG8gdGhlIGJpbmRpbmcuCgp2Ny0+djg6CiopIFN0YXJ0IGNsb2NrIGluZGljZXMgYXQgMAoq KSBGaXggaW5kZW50YXRpb24KCiopIEFkZCBhIHByb3NlIG5vdGUgYWJvdXQgZGlzY292ZXJlZCBy ZWdpc3RlcnMgdGhhdCBhbGxvdyB3cml0aW5nCkNOVFZBTC4gSSBhbSBub3QgZXhwb3NpbmcgdGhl bSBpbiBhbnkgd2F5IGJlY2F1c2UgZm9yIG5vdyBJIHNlZSBubyBuZWVkCnRvIHVzZSB0aGlzIGZ1 bmN0aW9uYWxpdHkuIEl0IGlzIHBvc3NpYmxlIHRoYXQgdGhlIGNvdW50ZXIgcmVzZXRzIHRvIDAK ZHVyaW5nIHN0YW5kYnksIHdoaWNoIG1lYW5zIHNvbWVvbmUgbmVlZHMgdG8gZml4IGl0IHVwIHVz aW5nIHRob3NlCnJlZ2lzdGVycy4KCk5ldmVydGhlbGVzcywgbm8gc3lzY29uIHlldCBmb3IgdGhl c2UgcmVhc29uczogSSBoYXZlIG5vIGlkZWEgaG93IENOVFZBTApiZWhhdmVzIGR1cmluZyBzdGFu ZGJ5LiBJdCBtaWdodCBiZSBqdXN0IGZpbmUuIFN0YW5kYnkgdmVyeSBsaWtlbHkgbmVlZHMKZmly bXdhcmUgaGFuZGxpbmcgcnVubmluZyBvbiB0aGUgQ29ydGV4IE0wLCB3aGljaCBjYW4gcmVzdG9y ZSBDTlRWQUwgaWYKbmVjZXNzYXJ5LiBJZiBMaW51eCBuZWVkcyB0byBkbyBpdCwgaXQgY2FuIHBy b2JhYmx5IGJlIGRvbmUgYnkgdGhlIGNsb2NrCm9yIE1GRCBwYXJlbnQgZHJpdmVyLiBHaXZlbiB3 aGF0IEkndmUgbGVhcm5lZCBzbyBmYXIgSSdkIHJhdGhlciBhZGQKc3lzY29uIGxhdGVyIHRoYW4g cHV0IGl0IGluIHBsYWNlIHdpdGhvdXQgYSBjbGVhciB1c2VyLgoKRGV0YWlscyBvZiBob3cgdG8g bWFuaXB1bGF0ZSBDTlRWQUwgd2lsbCBiZSBpbiB0aGUgbWF0cml4IGNsayBkcml2ZXIuCgoqKSBB IG5vbi1jaGFuZ2UgaW4gdGhlIGJpbmRpbmcgdGV4dCwgYnV0IHdvcnRoIG1lbnRpb25pbmc6IFJl Z2lzdGVyCjB4MTE4IGNvbnRhaW5zIGdhdGVzIHRoYXQgZ2F0ZSBvZmYgbWF0cml4LXN5bnRoZXNp emVkIFBMTCBmaXhlZApkaXZpZGVycy4gVGhleSByZWluZm9yY2UgdGhlIHVuZGVyc3RhbmRpbmcg b2YgdGhlIHRvcC0+bWF0cml4IGludGVyZmFjZQphbmQgdGhlIGFkZXF1YWN5IG9mIHRoZSBiaW5k aW5ncy4KCnY2LT52NzoKCiopIE1vdmVkIGl0IGJhY2sgdG8gY2xvY2svCgoqKSBSZW1vdmUgc3lz Y29uIGNvbXBhdGlibGUgYWdhaW4uIEkgbG9va2VkIGludG8gcmVtYWluaW5nIHVua25vd24KcmVn aXN0ZXJzIGFuZCBJIGFtIGNvbnZpbmNlZCB0aGF0IHRoZXJlIGlzIG5vIG9kZCBtaXNjIHJlZ2lz dGVyIGxlZnQKdGhhdCBjYW4ndCBiZSBleHBvc2VkIGFzIGEgcHJvcGVyIHN1YnN5c3RlbSBwcm92 aWRlci4KClRoZSBjb250cm9scyBpbiAweDEwMCB0aGF0IFpURSdzIERSQU0gcmVhZGluZyBjb2Rl IGV4ZXJjaXNlcyBhcmUgYXV0bwpjbG9jayBnYXRpbmcgY29udHJvbHMgYW5kIHRoZSBhY3R1YWwg bWFpbGJveCBpcyBpbiBhIGRpZmZlcmVudApjb250cm9sbGVyLgoKVW5rbm93biByZWdpc3RlcnMg aW4gMHgxMjAtMHgxMmMgYXJlIGEgZnJlcXVlbmN5IHZvdGluZyBtZWNoYW5pc20gZm9yCnRoZSBB WEkgYnVzIGNsb2NrLiBUaGUgZHJpdmVyIHdpbGwgcGFydGljaXBhdGUgaW4gdGhhdCB2b3Rpbmcg cmF0aGVyCnRoYW4gc2V0IHRoZSBmcmVxdWVuY3kgdmlhIDB4MC4gSWYgbmVlZCBiZSBpdCBjb3Vs ZCBiZSBleHBvc2VkCmFzICNpbnRlcmNvbm5lY3QtY2VsbHMsIGJ1dCBpdCB3b24ndCBuZWNlc3Np dGF0ZSAic3lzY29uIi4KCiopIFJlZHVjZSB0aGUgbnVtYmVyIG9mIGlucHV0IGNsb2NrcyB0byBt YXRjaCByZWdpc3RlciBjb250cm9scyBpbgp0b3BjbGsncyBpbnB1dCBjb250cm9sIHRoYXQgYWZm ZWN0IG1hdHJpeCBhbmQgTFNQLgoKKikgQWRkIEREUiBtdXggYW5kIGdhdGVzLiBOb3QgdG8gY2hh bmdlIHRoZW0sIGJ1dCB0byBtYWtlIHN1cmUgQ0NGIGtub3dzCmFib3V0IHdoaWNoIFBMTCBpcyBm ZWVkaW5nIHRoZSBzeXNtZW0gbWVtb3J5CgpDaGFuZ2VzCnY1LT52NjoKQWRkIHN5c2NvbiBjb21w YXRpYmxlIC0gQ29ub3Igc3VnZ2VzdGVkIHRoaXMgYWZ0ZXIgdjQgYW5kIEkgZm9yZ290IGl0IGlu IHY1LgoKdjQtPnY1OgpNb3ZlIGJpbmRpbmcgdG8gc29jL3p0ZQpSZW1vdmUgdG9wY2xrIGZyb20g dGhlIGV4YW1wbGUKQWRkICNod2xvY2stY2VsbHMgZm9yIGh3IHNwaW5sb2NrIHJlZ2lzdGVycwpB ZGQgbW9yZSBjbG9ja3MgSSBzdHVtYmxlZCBpbnRvOiBzcmFtMCBhbmQgYW5vdGhlciBMVEUgcmVs YXRlZCBkZXZpY2UKCnYzLT52NDoKU3BsaXQgbWF0cml4Y2xrIGludG8gaXRzIG93biBjb250cm9s bGVyIGFnYWluIGJlY2F1c2Ugc3lzY29uL3JlZ21hcApkZWFscyBwb29ybHkgd2l0aCBkZXZpY2Ug bm9kZXMgdGhhdCBoYXZlIG1vcmUgdGhhbiBvbmUgbWVtb3J5IHJlZ2lvbi4gQXMKYSBjb25zZXF1 ZW5jZSBJIGFtIHBhc3NpbmcgYWxsIFBMTCBvdXRwdXRzIGdlbmVyYXRlZCBvbiBUb3BjbGsgZG93 biB0bwpNYXRyaXhjbGsuCi0tLQogLi4uL2JpbmRpbmdzL2Nsb2NrL3p0ZSx6eDI5NzUyMHYzLW1h dHJpeGNybS55YW1sICAgfCA5OCArKysrKysrKysrKysrKysrKysrKysrCiBNQUlOVEFJTkVSUyAg ICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICB8ICAxICsKIGluY2x1ZGUvZHQt YmluZGluZ3MvY2xvY2svenRlLHp4Mjk3NTIwdjMtY2xrLmggICAgIHwgNDEgKysrKysrKysrCiBp bmNsdWRlL2R0LWJpbmRpbmdzL3Jlc2V0L3p0ZSx6eDI5NzUyMHYzLXJlc2V0LmggICB8IDEyICsr KwogNCBmaWxlcyBjaGFuZ2VkLCAxNTIgaW5zZXJ0aW9ucygrKQoKZGlmZiAtLWdpdCBhL0RvY3Vt ZW50YXRpb24vZGV2aWNldHJlZS9iaW5kaW5ncy9jbG9jay96dGUsengyOTc1MjB2My1tYXRyaXhj cm0ueWFtbCBiL0RvY3VtZW50YXRpb24vZGV2aWNldHJlZS9iaW5kaW5ncy9jbG9jay96dGUsengy OTc1MjB2My1tYXRyaXhjcm0ueWFtbApuZXcgZmlsZSBtb2RlIDEwMDY0NAppbmRleCAwMDAwMDAw MDAwMDAuLmJiN2RmMDJjOGEwZgotLS0gL2Rldi9udWxsCisrKyBiL0RvY3VtZW50YXRpb24vZGV2 aWNldHJlZS9iaW5kaW5ncy9jbG9jay96dGUsengyOTc1MjB2My1tYXRyaXhjcm0ueWFtbApAQCAt MCwwICsxLDk4IEBACisjIFNQRFgtTGljZW5zZS1JZGVudGlmaWVyOiAoR1BMLTIuMC1vbmx5IE9S IEJTRC0yLUNsYXVzZSkKKyVZQU1MIDEuMgorLS0tCiskaWQ6IGh0dHA6Ly9kZXZpY2V0cmVlLm9y Zy9zY2hlbWFzL2Nsb2NrL3p0ZSx6eDI5NzUyMHYzLW1hdHJpeGNybS55YW1sIworJHNjaGVtYTog aHR0cDovL2RldmljZXRyZWUub3JnL21ldGEtc2NoZW1hcy9jb3JlLnlhbWwjCisKK3RpdGxlOiBa VEUgengyOTc1MjB2MyBTb0MgbWF0cml4IGNsb2NrIGFuZCByZXNldCBjb250cm9sbGVyCisKK21h aW50YWluZXJzOgorICAtIFN0ZWZhbiBEw7ZzaW5nZXIgPHN0ZWZhbmRvZXNpbmdlckBnbWFpbC5j b20+CisKK2Rlc2NyaXB0aW9uOiB8CisgIFRoaXMgY29udHJvbGxlciBjb250YWlucyBjbG9jayBh bmQgcmVzZXQgY29udHJvbHMgZm9yIGhpZ2ggc3BlZWQgZGV2aWNlcyBvbgorICB0aGUgengyOTc1 MjB2MyBib2FyZDogVGhlIENQVSwgUkFNLCBTRElPIGFuZCBFdGhlcm5ldCBjbG9ja3MgYW5kIHJl c2V0cyBhcmUKKyAgZm91bmQgaGVyZS4gVGhpcyBjb250cm9sbGVyIHJlcXVpcmVzIFBMTC1nZW5l cmF0ZWQgY2xvY2tzIGZyb20gVG9wY3JtIGFzIHdlbGwKKyAgYXMgdGhlIGZpeGVkIDI2IE1IeiBh bmQgMzIga0h6IG9zY2lsbGF0b3JzIGZvdW5kIG9uIHRoaXMgYm9hcmQuCisKKyAgVGhpcyBjb250 cm9sbGVyIGFsc28gY29udGFpbnMgaGFyZHdhcmUgbXV0ZXggcmVnaXN0ZXJzIGZvciBzeW5jaHJv bml6YXRpb24KKyAgd2l0aCBkaWZmZXJlbnQgcHJvY2Vzc29ycyBvbiB0aGlzIGJvYXJkLgorCisg IEFuIGFkZGl0aW9uYWwgY3VyaW9zaXR5IGFyZSByZWdpc3RlcnMgdGhhdCBhbGxvdyBzZXR0aW5n IChidXQgbm90IHJlYWRpbmcpIHRoZQorICBBUk0gYXJjaGl0ZWN0ZWQgdGltZXIncyBDTlRWQUwu IFRoaXMgaXMgbm90IGV4cG9zZWQgaW4gdGhlIGJpbmRpbmcgYmVjYXVzZQorICB0aGVyZSBzaG91 bGRuJ3QgYmUgYSBuZWVkIHRvIGFjY2VzcyBpdC4KKworICBBbGwgYXZhaWxhYmxlIGNsb2NrcyBh cmUgZGVmaW5lZCBhcyBwcmVwcm9jZXNzb3IgbWFjcm9zIGluIHRoZQorICAiaW5jbHVkZS9kdC1i aW5kaW5ncy9jbG9jay96dGUsengyOTc1MjB2My1jbGsuaCIgaGVhZGVyLiBSZXNldHMgYXJlIGRl ZmluZWQgaW4KKyAgdGhlICJpbmNsdWRlL2R0LWJpbmRpbmdzL3Jlc2V0L3p0ZSx6eDI5NzUyMHYz LXJlc2V0LmgiIGhlYWRlci4KKworcHJvcGVydGllczoKKyAgY29tcGF0aWJsZToKKyAgICBjb25z dDogenRlLHp4Mjk3NTIwdjMtbWF0cml4Y3JtCisKKyAgcmVnOgorICAgIG1heEl0ZW1zOiAxCisK KyAgY2xvY2tzOgorICAgIGl0ZW1zOgorICAgICAgLSBkZXNjcmlwdGlvbjogMjYgTUh6IGV4dGVy bmFsIG9zY2lsbGF0b3IKKyAgICAgIC0gZGVzY3JpcHRpb246IDMyIGtIeiBleHRlcm5hbCBvc2Np bGxhdG9yCisgICAgICAtIGRlc2NyaXB0aW9uOiBBSEIgY2xvY2sgZnJvbSB0b3Bjcm0KKyAgICAg IC0gZGVzY3JpcHRpb246IE1haW4gUExMIG91dHB1dCBmcm9tIHRvcGNybSAodXN1YWxseSA2MjQg TUh6KQorICAgICAgLSBkZXNjcmlwdGlvbjogTWFpbiBQTEwgc3ViZGl2aXNpb24gZmFjdG9yIDUK KyAgICAgIC0gZGVzY3JpcHRpb246IERwbGwgb3V0cHV0IGZyb20gdG9wY3JtICh1c3VhbGx5IDQ5 MS41MiBNSHopCisgICAgICAtIGRlc2NyaXB0aW9uOiBHcGxsIG91dHB1dCBmcm9tIHRvcGNybSAo dXN1YWxseSAyMDAgTUh6KQorICAgICAgLSBkZXNjcmlwdGlvbjogR3BsbCBzdWJkaXZpc2lvbiBm YWN0b3IgMgorICAgICAgLSBkZXNjcmlwdGlvbjogb3NjMjZtIHdvcmsgY2xvY2sgZnJvbSB0b3Bj cm0KKworICBjbG9jay1uYW1lczoKKyAgICBpdGVtczoKKyAgICAgIC0gY29uc3Q6IG9zYzI2bQor ICAgICAgLSBjb25zdDogb3NjMzJrCisgICAgICAtIGNvbnN0OiBhaGIKKyAgICAgIC0gY29uc3Q6 IG1wbGwKKyAgICAgIC0gY29uc3Q6IG1wbGwtZDUKKyAgICAgIC0gY29uc3Q6IGRwbGwKKyAgICAg IC0gY29uc3Q6IGdwbGwKKyAgICAgIC0gY29uc3Q6IGdwbGwtZDIKKyAgICAgIC0gY29uc3Q6IHdj bGstb3NjMjZtCisKKyAgIiNjbG9jay1jZWxscyI6CisgICAgY29uc3Q6IDEKKworICAiI2h3bG9j ay1jZWxscyI6CisgICAgY29uc3Q6IDEKKworICAiI3Jlc2V0LWNlbGxzIjoKKyAgICBjb25zdDog MQorCityZXF1aXJlZDoKKyAgLSBjb21wYXRpYmxlCisgIC0gcmVnCisgIC0gY2xvY2tzCisgIC0g Y2xvY2stbmFtZXMKKyAgLSAiI2Nsb2NrLWNlbGxzIgorICAtICIjaHdsb2NrLWNlbGxzIgorICAt ICIjcmVzZXQtY2VsbHMiCisKK2FkZGl0aW9uYWxQcm9wZXJ0aWVzOiBmYWxzZQorCitleGFtcGxl czoKKyAgLSB8CisgICAgI2luY2x1ZGUgPGR0LWJpbmRpbmdzL2Nsb2NrL3p0ZSx6eDI5NzUyMHYz LWNsay5oPgorICAgICNpbmNsdWRlIDxkdC1iaW5kaW5ncy9yZXNldC96dGUsengyOTc1MjB2My1y ZXNldC5oPgorCisgICAgY2xvY2stY29udHJvbGxlckAxMzA2MDAwIHsKKyAgICAgICAgY29tcGF0 aWJsZSA9ICJ6dGUsengyOTc1MjB2My1tYXRyaXhjcm0iOworICAgICAgICByZWcgPSA8MHgwMTMw NjAwMCAweDQwMD47CisgICAgICAgIGNsb2NrcyA9IDwmb3NjMjZtPiwgPCZvc2MzMms+LCA8JnRv cGNybSBaWDI5NzUyMFYzX0FIQl9QQ0xLPiwKKyAgICAgICAgICAgICAgICAgPCZ0b3Bjcm0gWlgy OTc1MjBWM19NUExMPiwgPCZ0b3Bjcm0gWlgyOTc1MjBWM19NUExMX0Q1PiwKKyAgICAgICAgICAg ICAgICAgPCZ0b3Bjcm0gWlgyOTc1MjBWM19EUExMPiwgPCZ0b3Bjcm0gWlgyOTc1MjBWM19HUExM PiwKKyAgICAgICAgICAgICAgICAgPCZ0b3Bjcm0gWlgyOTc1MjBWM19HUExMX0QyPiwKKyAgICAg ICAgICAgICAgICAgPCZ0b3Bjcm0gWlgyOTc1MjBWM19HQVRFRF9PU0MyNk0+OworICAgICAgICBj bG9jay1uYW1lcyA9ICJvc2MyNm0iLCAib3NjMzJrIiwgImFoYiIsICJtcGxsIiwgIm1wbGwtZDUi LCAiZHBsbCIsCisgICAgICAgICAgICAgICAgICAgICAgImdwbGwiLCAiZ3BsbC1kMiIsICJ3Y2xr LW9zYzI2bSI7CisgICAgICAgICNjbG9jay1jZWxscyA9IDwxPjsKKyAgICAgICAgI2h3bG9jay1j ZWxscyA9IDwxPjsKKyAgICAgICAgI3Jlc2V0LWNlbGxzID0gPDE+OworICAgIH07CmRpZmYgLS1n aXQgYS9NQUlOVEFJTkVSUyBiL01BSU5UQUlORVJTCmluZGV4IGQ1M2MwYTJjN2Q5Yi4uOWE5MTll NjAyNTRhIDEwMDY0NAotLS0gYS9NQUlOVEFJTkVSUworKysgYi9NQUlOVEFJTkVSUwpAQCAtMzkx MCw2ICszOTEwLDcgQEAgTDoJbGludXgtYXJtLWtlcm5lbEBsaXN0cy5pbmZyYWRlYWQub3JnICht b2RlcmF0ZWQgZm9yIG5vbi1zdWJzY3JpYmVycykKIFM6CU9kZCBmaXhlcwogRjoJRG9jdW1lbnRh dGlvbi9hcmNoL2FybS96dGUvCiBGOglEb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3Mv YXJtL3p0ZS55YW1sCitGOglEb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvY2xvY2sv enRlLHp4Mjk3NTIwdjMtbWF0cml4Y3JtLnlhbWwKIEY6CURvY3VtZW50YXRpb24vZGV2aWNldHJl ZS9iaW5kaW5ncy9jbG9jay96dGUsengyOTc1MjB2My10b3Bjcm0ueWFtbAogRjoJYXJjaC9hcm0v Ym9vdC9kdHMvenRlLwogRjoJYXJjaC9hcm0vbWFjaC16dGUvCmRpZmYgLS1naXQgYS9pbmNsdWRl L2R0LWJpbmRpbmdzL2Nsb2NrL3p0ZSx6eDI5NzUyMHYzLWNsay5oIGIvaW5jbHVkZS9kdC1iaW5k aW5ncy9jbG9jay96dGUsengyOTc1MjB2My1jbGsuaAppbmRleCAzYWVkOTRjY2MyNmYuLmE4NDc3 ZTliMmExNCAxMDA2NDQKLS0tIGEvaW5jbHVkZS9kdC1iaW5kaW5ncy9jbG9jay96dGUsengyOTc1 MjB2My1jbGsuaAorKysgYi9pbmNsdWRlL2R0LWJpbmRpbmdzL2Nsb2NrL3p0ZSx6eDI5NzUyMHYz LWNsay5oCkBAIC02Myw0ICs2Myw0NSBAQAogI2RlZmluZSBaWDI5NzUyMFYzX0hTSUNfV0NMSwkJ CTU0CiAjZGVmaW5lIFpYMjk3NTIwVjNfSFNJQ19QQ0xLCQkJNTUKIAorI2RlZmluZSBaWDI5NzUy MFYzX1NZU19USU1FUl9XQ0xLCQkwCisjZGVmaW5lIFpYMjk3NTIwVjNfQ1BVX1dDTEsJCQkxCisj ZGVmaW5lIFpYMjk3NTIwVjNfQ1BVX1BDTEsJCQkyCisjZGVmaW5lIFpYMjk3NTIwVjNfWlNQX1dD TEsJCQkzCisjZGVmaW5lIFpYMjk3NTIwVjNfRERSX0NUUkxfUENMSwkJNAorI2RlZmluZSBaWDI5 NzUyMFYzX0REUl9DVFJMX1dDTEsJCTUKKyNkZWZpbmUgWlgyOTc1MjBWM19FRENQX1dDTEsJCQk2 CisjZGVmaW5lIFpYMjk3NTIwVjNfRURDUF9QQ0xLCQkJNworI2RlZmluZSBaWDI5NzUyMFYzX1NE MF9XQ0xLCQkJOAorI2RlZmluZSBaWDI5NzUyMFYzX1NEMF9QQ0xLCQkJOQorI2RlZmluZSBaWDI5 NzUyMFYzX1NEMF9DREVUCQkJMTAKKyNkZWZpbmUgWlgyOTc1MjBWM19TRDFfV0NMSwkJCTExCisj ZGVmaW5lIFpYMjk3NTIwVjNfU0QxX1BDTEsJCQkxMgorI2RlZmluZSBaWDI5NzUyMFYzX1NEMV9D REVUCQkJMTMKKyNkZWZpbmUgWlgyOTc1MjBWM19OQU5EX1dDTEsJCQkxNAorI2RlZmluZSBaWDI5 NzUyMFYzX05BTkRfUENMSwkJCTE1CisjZGVmaW5lIFpYMjk3NTIwVjNfRE1BX1BDTEsJCQkxNgor I2RlZmluZSBaWDI5NzUyMFYzX01CT1hfUENMSwkJCTE3CisjZGVmaW5lIFpYMjk3NTIwVjNfUERD RkdfV0NMSwkJCTE4CisjZGVmaW5lIFpYMjk3NTIwVjNfUERDRkdfUENMSwkJCTE5CisjZGVmaW5l IFpYMjk3NTIwVjNfU1NDX1dDTEsJCQkyMAorI2RlZmluZSBaWDI5NzUyMFYzX1NTQ19QQ0xLCQkJ MjEKKyNkZWZpbmUgWlgyOTc1MjBWM19BWElfV0NMSwkJCTIyCisjZGVmaW5lIFpYMjk3NTIwVjNf R01BQ19XQ0xLCQkJMjMKKyNkZWZpbmUgWlgyOTc1MjBWM19HTUFDX1BDTEsJCQkyNAorI2RlZmlu ZSBaWDI5NzUyMFYzX0dNQUNfQUhCCQkJMjUKKyNkZWZpbmUgWlgyOTc1MjBWM19WT1VfV0NMSwkJ CTI2CisjZGVmaW5lIFpYMjk3NTIwVjNfVk9VX1BDTEsJCQkyNworI2RlZmluZSBaWDI5NzUyMFYz X0xTUF9NUExMX0Q1X1dDTEsJCTI4CisjZGVmaW5lIFpYMjk3NTIwVjNfTFNQX01QTExfRDRfV0NM SwkJMjkKKyNkZWZpbmUgWlgyOTc1MjBWM19MU1BfTVBMTF9ENl9XQ0xLCQkzMAorI2RlZmluZSBa WDI5NzUyMFYzX0xTUF9NUExMX0Q4X1dDTEsJCTMxCisjZGVmaW5lIFpYMjk3NTIwVjNfTFNQX01Q TExfRDEyX1dDTEsJCTMyCisjZGVmaW5lIFpYMjk3NTIwVjNfTFNQX09TQzI2TV9XQ0xLCQkzMwor I2RlZmluZSBaWDI5NzUyMFYzX0xTUF9PU0MzMktfV0NMSwkJMzQKKyNkZWZpbmUgWlgyOTc1MjBW M19MU1BfUENMSwkJCTM1CisjZGVmaW5lIFpYMjk3NTIwVjNfTFNQX1RETV9XQ0xLCQkJMzYKKyNk ZWZpbmUgWlgyOTc1MjBWM19MU1BfRFBMTF9ENF9XQ0xLCQkzNworI2RlZmluZSBaWDI5NzUyMFYz X1NSQU0wX1BDTEsJCQkzOAorI2RlZmluZSBaWDI5NzUyMFYzX0dTTV9DRkdfUENMSwkJCTM5CisK ICNlbmRpZiAvKiBfX0RUX0JJTkRJTkdTX0NMT0NLX1pYMjk3NTIwVjNfSCAqLwpkaWZmIC0tZ2l0 IGEvaW5jbHVkZS9kdC1iaW5kaW5ncy9yZXNldC96dGUsengyOTc1MjB2My1yZXNldC5oIGIvaW5j bHVkZS9kdC1iaW5kaW5ncy9yZXNldC96dGUsengyOTc1MjB2My1yZXNldC5oCmluZGV4IGY2MGFh Y2NmMGY0ZC4uZDc5ZmE2MDFhZmE2IDEwMDY0NAotLS0gYS9pbmNsdWRlL2R0LWJpbmRpbmdzL3Jl c2V0L3p0ZSx6eDI5NzUyMHYzLXJlc2V0LmgKKysrIGIvaW5jbHVkZS9kdC1iaW5kaW5ncy9yZXNl dC96dGUsengyOTc1MjB2My1yZXNldC5oCkBAIC0yNyw0ICsyNywxNiBAQAogI2RlZmluZSBaWDI5 NzUyMFYzX1VTQl9SRVNFVAkJCTE4CiAjZGVmaW5lIFpYMjk3NTIwVjNfSFNJQ19SRVNFVAkJCTE5 CiAKKyNkZWZpbmUgWlgyOTc1MjBWM19DUFVfUkVTRVQJCQkwCisjZGVmaW5lIFpYMjk3NTIwVjNf RERSX0NUUkxfUkVTRVQJCTEKKyNkZWZpbmUgWlgyOTc1MjBWM19FRENQX1JFU0VUCQkJMgorI2Rl ZmluZSBaWDI5NzUyMFYzX1NEMF9SRVNFVAkJCTMKKyNkZWZpbmUgWlgyOTc1MjBWM19TRDFfUkVT RVQJCQk0CisjZGVmaW5lIFpYMjk3NTIwVjNfTkFORF9SRVNFVAkJCTUKKyNkZWZpbmUgWlgyOTc1 MjBWM19QRENGR19SRVNFVAkJCTYKKyNkZWZpbmUgWlgyOTc1MjBWM19TU0NfUkVTRVQJCQk3Cisj ZGVmaW5lIFpYMjk3NTIwVjNfR01BQ19SRVNFVAkJCTgKKyNkZWZpbmUgWlgyOTc1MjBWM19WT1Vf UkVTRVQJCQk5CisjZGVmaW5lIFpYMjk3NTIwVjNfTFNQX1JFU0VUCQkJMTAKKwogI2VuZGlmIC8q IF9fRFRfQklORElOR1NfUkVTRVRfWlgyOTc1MjBWM19IICovCgotLSAKMi41NC4wCgoKLS0gCmxp bnV4LXBoeSBtYWlsaW5nIGxpc3QKbGludXgtcGh5QGxpc3RzLmluZnJhZGVhZC5vcmcKaHR0cHM6 Ly9saXN0cy5pbmZyYWRlYWQub3JnL21haWxtYW4vbGlzdGluZm8vbGludXgtcGh5Cg== From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id E12C1C55162 for ; Sun, 2 Aug 2026 20:34:30 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:List-Subscribe:List-Help :List-Post:List-Archive:List-Unsubscribe:List-Id:Cc:To:In-Reply-To:References :Message-Id:Content-Transfer-Encoding:Content-Type:MIME-Version:Subject:Date: From:Reply-To:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=zTzARpAQ1FqRSZRcOjFrojuzS0OziBZa0kjKlGuymNY=; b=d42Iuvf0KnC26g1sV7N9QnPCDQ 54GFPk/aDwQ6VXswqQFbAwhCDFiwXeQWBnyH7oGfbyV/12KKnyeM7G1LC0s1/GV1EkYc6tfJ/D2l2 5RZ6eTrQfd17WTVrJRITo9SafhuYZ5gpi4XJgQfPZ3z4U9gL8u2z0ecQqWJ9yFZ39o7Y98TjQSKEI 1tsX86w+qwX0OMmNGUUIG/yKv8/rZlm/poLWUkBnByIFHF9f34szsnPkfHcKiS8vrSATQLbRwfOR/ DxBsK/+mfDyalFU+YnweibW21j+wf4mF3Lq1KRdEDm8kkMmepvqc+3IAHbdZdDwZa6EbX2PEDOeax q34yhbzg==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.99.1 #2 (Red Hat Linux)) id 1wqct1-0000000G1S6-0vQh; Sun, 02 Aug 2026 20:34:19 +0000 Received: from mail-wm1-x32d.google.com ([2a00:1450:4864:20::32d]) by bombadil.infradead.org with esmtps (Exim 4.99.1 #2 (Red Hat Linux)) id 1wqcsx-0000000G1Po-1XqO for linux-arm-kernel@lists.infradead.org; Sun, 02 Aug 2026 20:34:17 +0000 Received: by mail-wm1-x32d.google.com with SMTP id 5b1f17b1804b1-496bb7cdf51so14427515e9.2 for ; Sun, 02 Aug 2026 13:34:14 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1785702853; x=1786307653; darn=lists.infradead.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=zTzARpAQ1FqRSZRcOjFrojuzS0OziBZa0kjKlGuymNY=; b=n7cuyhG/VQGWasekqz5RmHF1VTljr5E61wxPuGm7unzFOIZ6+nihEQeGRq8GG/zYOk a9e+4mseDyqgk51e+1Y8+i0ry7pybm7p5Nc5ght3h0nvnc+bryZ/jgUnfnBgfpqMfQOn MMQHwKhhzmdgNWlXjoNp82mkBoawbtEQ7xCaQ0OnPdGHKu4Q1J7q9D5raZHli/L4Ys/D rYXWhPHEOAZ8r/hnKqt8JWJiMo3zBx+DdVPnVKeoblxvciUPY7VvB4xm/WA9BTTzORbN vfKsNGEilRt28rJbCzSwCgkGwepLA56FeckgJoGcvjECpTuRTmB7i6dy4FQtBiw1hewc dbEw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1785702853; x=1786307653; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=zTzARpAQ1FqRSZRcOjFrojuzS0OziBZa0kjKlGuymNY=; b=bYlz9PYy6YUTDL/2BmvAvcqGvZv1K6hTC4S+gUM+8L/NRqbDOQtWCrJZ5WSpF5y0bP yZIS4eV5QPZvRzS3hdlmqG2XyGje411as4G37aPV1Nu57AKdErKHCJm986rIdhLmGeHv 8UnrjtbpIKAR1NewRoNCWdG0BzYHjW15QAyfbrNet9fTg/ULaVt1vPoBnVTVqycp+3Sq OsedAejDjpgCDYBT6woLHVuzJJGpQc7ZMgq9v7nBDe7ia3MFWmX5UzD3gacFEIgd5pqL /G4XAqG/BUV+pTY9PXfe3dhNlOcspc23C9z1veyFHUZCXcEAyiGXBwjb35lCR7EndXLb Uz/g== X-Forwarded-Encrypted: i=1; AHgh+RqK4sLmzmnPjFJrArDbcTCxBi6f3SQ4V/Lp7Lu+p3hecrDDrTZN7WzPf+JDxYIn9ynGsKURRFwbLaaQTLgNGEE0@lists.infradead.org X-Gm-Message-State: AOJu0Yy4uSqvsAza0NMDhvdNYgBmVM0fjYV2c12MN8GiWpqJqVKYazMb 0FxRmwW5U3sFxRYs9T1JLL9nTXIxnSKy5xbG35kZC3AzvQwFEsdB2QCAunFVii2mUMM= X-Gm-Gg: AR+sD11H0msOPDj+SZpO6LNRNk0qWIgQBfsydyHUz/Un1w0OsbnLvIc2BE5ti0GI7Zt i7K5b6qOdGv3uVvmBZfFVNzwgt4Cn0I6IqQYDlYi6scj3NnkCBjXQnb05L1RvhraLKMz68UVE9y +41tvsyJZW2TZXZIHY/s3iXyyM3enRqycgvxA9RS1eGTw9AxB6/FVglXkP0m7pA5wRXqG4aMq9Z mVaPmDhexERsUv6GYAogIDKFXo5ZpIn10d5lugdpAUVkCCyUlgX8Ptfip9b9ZOPFE+CPDVxQpG0 3AXLcPU+G4vl8jiglRedHCINsWQb7mTxiTjjN/W+J/5XM6dphVS6ZKYyaHnXIDc9ysDsVUiEB1S hTLhhyXpW0MFIUDJdDfd6gwBH7BjF+ph7U93bkOxZ4iqd73EbCahEC9SffyREpLZk0lyL6mUdt/ g9EilDoH1ghzX1BtOp7KRsynmgKkqAu+acQy9B/jaW5GoY6YZBjR0Ry2DWnYaFDYSfqQIdSEJD X-Received: by 2002:a05:600c:3b1f:b0:495:64c6:84e9 with SMTP id 5b1f17b1804b1-4980c5e0e47mr137576315e9.0.1785702853071; Sun, 02 Aug 2026 13:34:13 -0700 (PDT) Received: from [192.168.0.2] ([197.250.226.155]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-49807bb45ebsm118499905e9.4.2026.08.02.13.34.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 02 Aug 2026 13:34:12 -0700 (PDT) From: =?utf-8?q?Stefan_D=C3=B6singer?= Date: Sun, 02 Aug 2026 23:33:34 +0300 Subject: [PATCH v9 02/12] dt-bindings: clk: zte: Add zx297520v3 matrix clock and reset controller MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 8bit Message-Id: <20260802-zx29clk-v9-2-d05530d85d28@gmail.com> References: <20260802-zx29clk-v9-0-d05530d85d28@gmail.com> In-Reply-To: <20260802-zx29clk-v9-0-d05530d85d28@gmail.com> To: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Philipp Zabel , Brian Masney , Vinod Koul , Neil Armstrong , Russell King , Lee Jones Cc: linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-phy@lists.infradead.org, mfd@lists.linux.dev, =?utf-8?q?Stefan_D=C3=B6singer?= , Krzysztof Kozlowski X-Mailer: b4 0.14.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=10475; i=stefandoesinger@gmail.com; h=from:subject:message-id; bh=teIthTUZUUG27g6rTGA+Gnp1H6xnG5Y2mXlLPS6PaqE=; b=owEBiQJ2/ZANAwAIAT0TvMhUTxoiAcsmYgBqb6myeRhCvp2m/eQhdoPkAuo//XXbiyrj1eN2K gQTzkw3Sk+JAk8EAAEIADkWIQRDFvS2qgVbJ5UyXWw9E7zIVE8aIgUCam+pshsUgAAAAAAEAA5t YW51MiwyLjUrMS4xMiwyLDIACgkQPRO8yFRPGiKyBA/7BNffsgTp4U9tzGEFqjt39ml+DVHG1sb CKoOaulIyXtOrNcTNAPgqfm403IfLR7v5EhNynZj9vJGRpl65Y0wMCDZ48zyYVfWFENenVa5vyX Wz/rNI6YpSJB8QXKU98OLikUG8zgGXDCi0jAj3W9CCVDF304w0lSm0rj5uKNZ9C7oxy8bt/7W5N PSx88zKl82iEQhVshAN9QDclYIj+QTJBZ6ymi0nm5U6bxSodVyKjOEoYt9UjO12GNu5bFIxYqOc ZDssh27/cUesG7KBrYMjo1kvaygEpkIQXc35y/I9Kam2BJ6jUR0lzHSWL8bxNY7l+aaD0Esk6cv BMibbJN7y7z5OAvyNubr/nswM0Nnj6a544pmkt+to6pLr5Y9FgH7FWSdVnMdwPM4ncP4KdRVcLy 9T/s447eNkBLT5qM/k/y/k9cZqdMPJ3xRsHaR+5Lq7s/HxAyceRq+4TsmuRhAgokqpH+OXcxEel cBquuIPJWWcrvqO94Hh7305AN9gG+98Wv6mjPWDRMdjWE/vsbynJVlTarBnwvLhS7Tlcwd4hzn0 YKdzCoTnRDSwv32nqMic7ULpI6YB84+qREh+kFHbkqiV/7nriFntoT1pCPCFaKddeAX98RR8WsG +lyX6v+H3ax7TTe1hW2mWMjf7VLxYkPOx/pvhetIXSj1ljQP4L5M= X-Developer-Key: i=stefandoesinger@gmail.com; a=openpgp; fpr=4F9C2C8728019633893EBBB98CB81F9A72BBA155 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.9.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20260802_133415_467218_9A8AD164 X-CRM114-Status: GOOD ( 28.46 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org This controller contains clocks and resets for high speed devices on the zx297520v3 board and hardware spinlocks that I expect will be necessary to communicate correctly with the LTE DSP firmware blob. I don't know much about the hwlocks yet other than that they exist, so there is no header yet adding meaning to their indices. Presumably that meaning doesn't exist in hardware and is de facto defined by ZTE's firmware blobs running on the rprocs. The zte-zx297520v3-crm driver will instantiate separate MFD children for clocks and resets, which are handled by separate clock and reset drivers. Reviewed-by: Krzysztof Kozlowski Signed-off-by: Stefan Dösinger --- v8->v9: *) The SDIO controllers and GMAC depend on topcrm's ahb clock for register access / dma operation. Add the input to the binding. v7->v8: *) Start clock indices at 0 *) Fix indentation *) Add a prose note about discovered registers that allow writing CNTVAL. I am not exposing them in any way because for now I see no need to use this functionality. It is possible that the counter resets to 0 during standby, which means someone needs to fix it up using those registers. Nevertheless, no syscon yet for these reasons: I have no idea how CNTVAL behaves during standby. It might be just fine. Standby very likely needs firmware handling running on the Cortex M0, which can restore CNTVAL if necessary. If Linux needs to do it, it can probably be done by the clock or MFD parent driver. Given what I've learned so far I'd rather add syscon later than put it in place without a clear user. Details of how to manipulate CNTVAL will be in the matrix clk driver. *) A non-change in the binding text, but worth mentioning: Register 0x118 contains gates that gate off matrix-synthesized PLL fixed dividers. They reinforce the understanding of the top->matrix interface and the adequacy of the bindings. v6->v7: *) Moved it back to clock/ *) Remove syscon compatible again. I looked into remaining unknown registers and I am convinced that there is no odd misc register left that can't be exposed as a proper subsystem provider. The controls in 0x100 that ZTE's DRAM reading code exercises are auto clock gating controls and the actual mailbox is in a different controller. Unknown registers in 0x120-0x12c are a frequency voting mechanism for the AXI bus clock. The driver will participate in that voting rather than set the frequency via 0x0. If need be it could be exposed as #interconnect-cells, but it won't necessitate "syscon". *) Reduce the number of input clocks to match register controls in topclk's input control that affect matrix and LSP. *) Add DDR mux and gates. Not to change them, but to make sure CCF knows about which PLL is feeding the sysmem memory Changes v5->v6: Add syscon compatible - Conor suggested this after v4 and I forgot it in v5. v4->v5: Move binding to soc/zte Remove topclk from the example Add #hwlock-cells for hw spinlock registers Add more clocks I stumbled into: sram0 and another LTE related device v3->v4: Split matrixclk into its own controller again because syscon/regmap deals poorly with device nodes that have more than one memory region. As a consequence I am passing all PLL outputs generated on Topclk down to Matrixclk. --- .../bindings/clock/zte,zx297520v3-matrixcrm.yaml | 98 ++++++++++++++++++++++ MAINTAINERS | 1 + include/dt-bindings/clock/zte,zx297520v3-clk.h | 41 +++++++++ include/dt-bindings/reset/zte,zx297520v3-reset.h | 12 +++ 4 files changed, 152 insertions(+) diff --git a/Documentation/devicetree/bindings/clock/zte,zx297520v3-matrixcrm.yaml b/Documentation/devicetree/bindings/clock/zte,zx297520v3-matrixcrm.yaml new file mode 100644 index 000000000000..bb7df02c8a0f --- /dev/null +++ b/Documentation/devicetree/bindings/clock/zte,zx297520v3-matrixcrm.yaml @@ -0,0 +1,98 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/zte,zx297520v3-matrixcrm.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: ZTE zx297520v3 SoC matrix clock and reset controller + +maintainers: + - Stefan Dösinger + +description: | + This controller contains clock and reset controls for high speed devices on + the zx297520v3 board: The CPU, RAM, SDIO and Ethernet clocks and resets are + found here. This controller requires PLL-generated clocks from Topcrm as well + as the fixed 26 MHz and 32 kHz oscillators found on this board. + + This controller also contains hardware mutex registers for synchronization + with different processors on this board. + + An additional curiosity are registers that allow setting (but not reading) the + ARM architected timer's CNTVAL. This is not exposed in the binding because + there shouldn't be a need to access it. + + All available clocks are defined as preprocessor macros in the + "include/dt-bindings/clock/zte,zx297520v3-clk.h" header. Resets are defined in + the "include/dt-bindings/reset/zte,zx297520v3-reset.h" header. + +properties: + compatible: + const: zte,zx297520v3-matrixcrm + + reg: + maxItems: 1 + + clocks: + items: + - description: 26 MHz external oscillator + - description: 32 kHz external oscillator + - description: AHB clock from topcrm + - description: Main PLL output from topcrm (usually 624 MHz) + - description: Main PLL subdivision factor 5 + - description: Dpll output from topcrm (usually 491.52 MHz) + - description: Gpll output from topcrm (usually 200 MHz) + - description: Gpll subdivision factor 2 + - description: osc26m work clock from topcrm + + clock-names: + items: + - const: osc26m + - const: osc32k + - const: ahb + - const: mpll + - const: mpll-d5 + - const: dpll + - const: gpll + - const: gpll-d2 + - const: wclk-osc26m + + "#clock-cells": + const: 1 + + "#hwlock-cells": + const: 1 + + "#reset-cells": + const: 1 + +required: + - compatible + - reg + - clocks + - clock-names + - "#clock-cells" + - "#hwlock-cells" + - "#reset-cells" + +additionalProperties: false + +examples: + - | + #include + #include + + clock-controller@1306000 { + compatible = "zte,zx297520v3-matrixcrm"; + reg = <0x01306000 0x400>; + clocks = <&osc26m>, <&osc32k>, <&topcrm ZX297520V3_AHB_PCLK>, + <&topcrm ZX297520V3_MPLL>, <&topcrm ZX297520V3_MPLL_D5>, + <&topcrm ZX297520V3_DPLL>, <&topcrm ZX297520V3_GPLL>, + <&topcrm ZX297520V3_GPLL_D2>, + <&topcrm ZX297520V3_GATED_OSC26M>; + clock-names = "osc26m", "osc32k", "ahb", "mpll", "mpll-d5", "dpll", + "gpll", "gpll-d2", "wclk-osc26m"; + #clock-cells = <1>; + #hwlock-cells = <1>; + #reset-cells = <1>; + }; diff --git a/MAINTAINERS b/MAINTAINERS index d53c0a2c7d9b..9a919e60254a 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -3910,6 +3910,7 @@ L: linux-arm-kernel@lists.infradead.org (moderated for non-subscribers) S: Odd fixes F: Documentation/arch/arm/zte/ F: Documentation/devicetree/bindings/arm/zte.yaml +F: Documentation/devicetree/bindings/clock/zte,zx297520v3-matrixcrm.yaml F: Documentation/devicetree/bindings/clock/zte,zx297520v3-topcrm.yaml F: arch/arm/boot/dts/zte/ F: arch/arm/mach-zte/ diff --git a/include/dt-bindings/clock/zte,zx297520v3-clk.h b/include/dt-bindings/clock/zte,zx297520v3-clk.h index 3aed94ccc26f..a8477e9b2a14 100644 --- a/include/dt-bindings/clock/zte,zx297520v3-clk.h +++ b/include/dt-bindings/clock/zte,zx297520v3-clk.h @@ -63,4 +63,45 @@ #define ZX297520V3_HSIC_WCLK 54 #define ZX297520V3_HSIC_PCLK 55 +#define ZX297520V3_SYS_TIMER_WCLK 0 +#define ZX297520V3_CPU_WCLK 1 +#define ZX297520V3_CPU_PCLK 2 +#define ZX297520V3_ZSP_WCLK 3 +#define ZX297520V3_DDR_CTRL_PCLK 4 +#define ZX297520V3_DDR_CTRL_WCLK 5 +#define ZX297520V3_EDCP_WCLK 6 +#define ZX297520V3_EDCP_PCLK 7 +#define ZX297520V3_SD0_WCLK 8 +#define ZX297520V3_SD0_PCLK 9 +#define ZX297520V3_SD0_CDET 10 +#define ZX297520V3_SD1_WCLK 11 +#define ZX297520V3_SD1_PCLK 12 +#define ZX297520V3_SD1_CDET 13 +#define ZX297520V3_NAND_WCLK 14 +#define ZX297520V3_NAND_PCLK 15 +#define ZX297520V3_DMA_PCLK 16 +#define ZX297520V3_MBOX_PCLK 17 +#define ZX297520V3_PDCFG_WCLK 18 +#define ZX297520V3_PDCFG_PCLK 19 +#define ZX297520V3_SSC_WCLK 20 +#define ZX297520V3_SSC_PCLK 21 +#define ZX297520V3_AXI_WCLK 22 +#define ZX297520V3_GMAC_WCLK 23 +#define ZX297520V3_GMAC_PCLK 24 +#define ZX297520V3_GMAC_AHB 25 +#define ZX297520V3_VOU_WCLK 26 +#define ZX297520V3_VOU_PCLK 27 +#define ZX297520V3_LSP_MPLL_D5_WCLK 28 +#define ZX297520V3_LSP_MPLL_D4_WCLK 29 +#define ZX297520V3_LSP_MPLL_D6_WCLK 30 +#define ZX297520V3_LSP_MPLL_D8_WCLK 31 +#define ZX297520V3_LSP_MPLL_D12_WCLK 32 +#define ZX297520V3_LSP_OSC26M_WCLK 33 +#define ZX297520V3_LSP_OSC32K_WCLK 34 +#define ZX297520V3_LSP_PCLK 35 +#define ZX297520V3_LSP_TDM_WCLK 36 +#define ZX297520V3_LSP_DPLL_D4_WCLK 37 +#define ZX297520V3_SRAM0_PCLK 38 +#define ZX297520V3_GSM_CFG_PCLK 39 + #endif /* __DT_BINDINGS_CLOCK_ZX297520V3_H */ diff --git a/include/dt-bindings/reset/zte,zx297520v3-reset.h b/include/dt-bindings/reset/zte,zx297520v3-reset.h index f60aaccf0f4d..d79fa601afa6 100644 --- a/include/dt-bindings/reset/zte,zx297520v3-reset.h +++ b/include/dt-bindings/reset/zte,zx297520v3-reset.h @@ -27,4 +27,16 @@ #define ZX297520V3_USB_RESET 18 #define ZX297520V3_HSIC_RESET 19 +#define ZX297520V3_CPU_RESET 0 +#define ZX297520V3_DDR_CTRL_RESET 1 +#define ZX297520V3_EDCP_RESET 2 +#define ZX297520V3_SD0_RESET 3 +#define ZX297520V3_SD1_RESET 4 +#define ZX297520V3_NAND_RESET 5 +#define ZX297520V3_PDCFG_RESET 6 +#define ZX297520V3_SSC_RESET 7 +#define ZX297520V3_GMAC_RESET 8 +#define ZX297520V3_VOU_RESET 9 +#define ZX297520V3_LSP_RESET 10 + #endif /* __DT_BINDINGS_RESET_ZX297520V3_H */ -- 2.54.0