From: sashiko-bot@kernel.org
To: "Krishna Kurapati" <krishna.kurapati@oss.qualcomm.com>
Cc: conor+dt@kernel.org, robh@kernel.org, devicetree@vger.kernel.org
Subject: Re: [PATCH] dt-bindings: usb: qcom,snps-dwc3: Fix glymur binding for non-MP controllers
Date: Mon, 03 Aug 2026 04:24:05 +0000 [thread overview]
Message-ID: <20260803042405.8566E1F000E9@smtp.kernel.org> (raw)
In-Reply-To: <20260803-glymur-usb-binding-fixes-v1-1-9ce334777387@oss.qualcomm.com>
Thank you for your contribution! Sashiko AI review found 1 potential issue(s) to consider:
- [Medium] Moving `qcom,glymur-dwc3` to a different conditional block enforces a strict interrupt order that breaks schema validation for existing device tree nodes.
--
--- Patch [1]: [PATCH] dt-bindings: usb: qcom,snps-dwc3: Fix glymur binding for non-MP controllers ---
commit 8b1e476813d3e646db74155c4e3c7dfd5ec0b74b
Author: Krishna Kurapati <krishna.kurapati@oss.qualcomm.com>
dt-bindings: usb: qcom,snps-dwc3: Fix glymur binding for non-MP controllers
Glymur DRD capable controllers have HS Phy interrupt. Fix the binding to
indicate the same.
> diff --git a/Documentation/devicetree/bindings/usb/qcom,snps-dwc3.yaml b/Documentation/devicetree/bindings/usb/qcom,snps-dwc3.yaml
> index d410aeaf92fb6..100a287ea46c9 100644
> --- a/Documentation/devicetree/bindings/usb/qcom,snps-dwc3.yaml
> +++ b/Documentation/devicetree/bindings/usb/qcom,snps-dwc3.yaml
> @@ -524,7 +524,6 @@ allOf:
> compatible:
> contains:
> enum:
> - - qcom,glymur-dwc3
> - qcom,milos-dwc3
> - qcom,x1e80100-dwc3
> then:
> @@ -547,6 +546,7 @@ allOf:
> contains:
> enum:
> - qcom,eliza-dwc3
> + - qcom,glymur-dwc3
[Severity: Medium]
Will this break dtbs_check for existing in-tree device trees?
Moving qcom,glymur-dwc3 to this block enforces a strict interrupt array
structure where "hs_phy_irq" is required at index 2 (the 3rd item). However,
looking at existing nodes like usb_0 in arch/arm64/boot/dts/qcom/glymur.dtsi:
interrupt-names = "dwc_usb3",
"pwr_event",
"dp_hs_phy_irq",
"dm_hs_phy_irq",
"ss_phy_irq";
This node provides "dp_hs_phy_irq" at index 2 instead.
Additionally, the usb_hs node provides "hs_phy_irq" at the wrong index (4
instead of 2):
interrupt-names = "dwc_usb3",
"pwr_event",
"dp_hs_phy_irq",
"dm_hs_phy_irq",
"hs_phy_irq";
Could we use a oneOf construction or similar to remain backward compatible and
avoid validation regressions for existing nodes?
> - qcom,ipq4019-dwc3
> - qcom,ipq8064-dwc3
> - qcom,kaanapali-dwc3
--
Sashiko AI review · https://sashiko.dev/#/patchset/20260803-glymur-usb-binding-fixes-v1-1-9ce334777387@oss.qualcomm.com?part=1
next prev parent reply other threads:[~2026-08-03 4:24 UTC|newest]
Thread overview: 5+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-08-03 4:13 [PATCH] dt-bindings: usb: qcom,snps-dwc3: Fix glymur binding for non-MP controllers Krishna Kurapati
2026-08-03 4:24 ` sashiko-bot [this message]
2026-08-05 7:35 ` Krzysztof Kozlowski
2026-08-05 7:42 ` Krishna Kurapati
-- strict thread matches above, loose matches on Subject: below --
2026-08-06 11:16 kernel test robot
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260803042405.8566E1F000E9@smtp.kernel.org \
--to=sashiko-bot@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=krishna.kurapati@oss.qualcomm.com \
--cc=robh@kernel.org \
--cc=sashiko-reviews@lists.linux.dev \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.