All of lore.kernel.org
 help / color / mirror / Atom feed
From: sashiko-bot@kernel.org
To: "Qiang Yu" <qiang.yu@oss.qualcomm.com>
Cc: robh@kernel.org, devicetree@vger.kernel.org, conor+dt@kernel.org
Subject: Re: [PATCH v2 1/3] dt-bindings: clock: qcom: Move x1e80100 TCSR to own binding
Date: Thu, 06 Aug 2026 05:39:50 +0000	[thread overview]
Message-ID: <20260806053951.751071F000E9@smtp.kernel.org> (raw)
In-Reply-To: <20260805-hamoa_tcsr_qref_0805-v2-1-4f1cfb1fcab2@oss.qualcomm.com>

Thank you for your contribution! Sashiko AI review found 1 potential issue(s) to consider:
- [Medium] The newly added binding for the x1e80100 TCSR defines provider capabilities (`#clock-cells` and `#reset-cells`) in the `properties` block but omits them from the `required` list.
--

--- Patch [1]: [PATCH v2 1/3] dt-bindings: clock: qcom: Move x1e80100 TCSR to own binding ---
commit 16b928cadee464be45b850ff14bcbce5380b441f
Author: Qiang Yu <qiang.yu@oss.qualcomm.com>

dt-bindings: clock: qcom: Move x1e80100 TCSR to own binding

The QREF block supplies reference clocks to PCIe/USB/UFS PHYs and requires
dedicated LDO supplies to operate. The digital control interface for QREF
resides in TCSR on x1e80100, so these supply properties are placed in the
TCSR node. Add a dedicated binding file for qcom,x1e80100-tcsr to document
these supply properties.

> diff --git a/Documentation/devicetree/bindings/clock/qcom,x1e80100-tcsr.yaml b/Documentation/devicetree/bindings/clock/qcom,x1e80100-tcsr.yaml
> new file mode 100644
> index 0000000000000..55182cf550e7d
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/clock/qcom,x1e80100-tcsr.yaml
[ ... ]
> +  '#clock-cells':
> +    const: 1
> +
> +  '#reset-cells':
> +    const: 1
[ ... ]
> +required:
> +  - compatible
> +  - clocks
> +  - vdda-qrefrpt0-0p9-supply

[Severity: Medium]
Should #clock-cells and #reset-cells be included in this required list?

Since the TCSR acts as a clock and reset provider, omitting the cell-count
properties from the required list allows incomplete device tree nodes to
silently pass schema validation. This can lead to runtime failures in drivers
that depend on the hardware as a provider.

[ ... ]

-- 
Sashiko AI review · https://sashiko.dev/#/patchset/20260805-hamoa_tcsr_qref_0805-v2-0-4f1cfb1fcab2@oss.qualcomm.com?part=1

  reply	other threads:[~2026-08-06  5:39 UTC|newest]

Thread overview: 6+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-08-06  5:34 [PATCH v2 0/3] clk: qcom: Migrate x1e80100 TCSR to clk_ref helper Qiang Yu
2026-08-06  5:34 ` [PATCH v2 1/3] dt-bindings: clock: qcom: Move x1e80100 TCSR to own binding Qiang Yu
2026-08-06  5:39   ` sashiko-bot [this message]
2026-08-12  2:14   ` Rob Herring
2026-08-06  5:34 ` [PATCH v2 2/3] clk: qcom: tcsrcc-x1e80100: Migrate to clk_ref helper Qiang Yu
2026-08-06  5:34 ` [PATCH v2 3/3] arm64: dts: qcom: hamoa/purwa: Add QREF regulator supplies Qiang Yu

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20260806053951.751071F000E9@smtp.kernel.org \
    --to=sashiko-bot@kernel.org \
    --cc=conor+dt@kernel.org \
    --cc=devicetree@vger.kernel.org \
    --cc=qiang.yu@oss.qualcomm.com \
    --cc=robh@kernel.org \
    --cc=sashiko-reviews@lists.linux.dev \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.