From: sashiko-bot@kernel.org
To: "Derek J. Clark" <derekjohn.clark@gmail.com>
Cc: linux-pci@vger.kernel.org
Subject: Re: [PATCH] pci: quirks: Disable native PCIe hotplug on MSI Claw A8 root bridge
Date: Thu, 06 Aug 2026 19:19:41 +0000 [thread overview]
Message-ID: <20260806191942.39B691F000E9@smtp.kernel.org> (raw)
In-Reply-To: <20260806190439.12022-1-derekjohn.clark@gmail.com>
Thank you for your contribution! Sashiko AI review found 1 potential issue(s) to consider:
- [High] The quirk disables native PCIe hotplug on the shared host bridge rather than specifically for the target root port, which breaks hotplug functionality for dynamically enumerated Thunderbolt/USB4 devices system-wide.
--
--- Patch [1]: [PATCH] pci: quirks: Disable native PCIe hotplug on MSI Claw A8 root bridge ---
commit 841400e3b6d906dff0f94738835128127178d2e6
Author: Derek J. Clark <derekjohn.clark@gmail.com>
pci: quirks: Disable native PCIe hotplug on MSI Claw A8 root bridge
This commit adds a quirk for the MSI Claw A8 to prevent s2idle resume failures
caused by the Realtek card reader. It disables native PCIe hotplug on the host
bridge when the specific root port is found.
> diff --git a/drivers/pci/quirks.c b/drivers/pci/quirks.c
> --- a/drivers/pci/quirks.c
> +++ b/drivers/pci/quirks.c
[ ... ]
> +static void quirk_claw_a8_no_native_hotplug(struct pci_dev *pdev)
> +{
> + struct pci_host_bridge *bridge;
> +
> + if (!dmi_match(DMI_BOARD_NAME, "MS-1T8K"))
> + return;
> +
> + if (pdev->bus->number != 0 ||
> + PCI_SLOT(pdev->devfn) != 2 ||
> + PCI_FUNC(pdev->devfn) != 2)
> + return;
> +
> + bridge = pci_find_host_bridge(pdev->bus);
> + if (!bridge)
> + return;
> + dev_info(&pdev->dev, "disabling native PCIe hotplug\n");
> + bridge->native_pcie_hotplug = false;
[Severity: High]
Does setting bridge->native_pcie_hotplug = false here break hotplug
functionality for dynamically enumerated Thunderbolt/USB4 devices on this
system?
Because the pci_host_bridge is a shared structure, modifying it globally
prevents the pciehp driver from claiming any hotplug-capable PCIe port under
that domain. While this might be the only fixed slot reporting HotPlug+ during
boot, downstream ports on dynamically hot-plugged PCIe switches (like
Thunderbolt docks, eGPUs, or NVMe enclosures) rely on the host bridge's native
hotplug capability to function.
Would it be safer to clear pdev->is_pciehp and pdev->is_hotplug_bridge on the
specific root port instead of modifying the shared host bridge?
> +}
> +DECLARE_PCI_FIXUP_HEADER(PCI_VENDOR_ID_AMD, 0x150b,
> + quirk_claw_a8_no_native_hotplug);
--
Sashiko AI review · https://sashiko.dev/#/patchset/20260806190439.12022-1-derekjohn.clark@gmail.com?part=1
next prev parent reply other threads:[~2026-08-06 19:19 UTC|newest]
Thread overview: 3+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-08-06 19:04 [PATCH] pci: quirks: Disable native PCIe hotplug on MSI Claw A8 root bridge Derek J. Clark
2026-08-06 19:19 ` sashiko-bot [this message]
2026-08-06 19:38 ` Derek John Clark
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260806191942.39B691F000E9@smtp.kernel.org \
--to=sashiko-bot@kernel.org \
--cc=derekjohn.clark@gmail.com \
--cc=linux-pci@vger.kernel.org \
--cc=sashiko-reviews@lists.linux.dev \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.