From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm1-f43.google.com (mail-wm1-f43.google.com [209.85.128.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 390B323D7E6 for ; Mon, 10 Aug 2026 14:00:58 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.43 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786370459; cv=none; b=isLnVhufed++w5UD8UVKVWiKLV+Qvx9vUdFVuPccZAQT6SVdqQyXBRaSB++TdnZCWvvjogt+rDp3nuK/R/hGrXpeYCt8/7ZwS6qxiJixh/W/caql30x4kIGt0xQw/7Pg6mldFDE2lzejDyVSdUAohrzoMKnCO5FwEP97JJa7kRI= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1786370459; c=relaxed/simple; bh=3whydaACbtWC1hvWi5vdvcJ85l6VyHpSI6B2i+UEnGY=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=Q+TEvkTRGF8vIjptvNnTtprB9penrPxhHwYAK+c/3owL8mYBp3/YA6c/aHNUEthf44Sprg79P6NeQhnlu6m5ezOH1IthburjhA0TFIcfHnTf15akt7UCb9y6jotBUQEuIY60u14BFG+S5hiR/Y7EW3CUv9DnaFiNznvB8wVkDfM= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=hIZES66e; arc=none smtp.client-ip=209.85.128.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="hIZES66e" Received: by mail-wm1-f43.google.com with SMTP id 5b1f17b1804b1-4957eefd361so14126345e9.1 for ; Mon, 10 Aug 2026 07:00:58 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1786370456; x=1786975256; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=Xn5syabkc8Ac7FLEHgBkaPrtGwoPhZlqa7sfgImM52A=; b=hIZES66erd9+lIW84KqDmncb5c0NEEJ92aG6OJq0Jqtuu3QEw5k/6Z6WDvfjPHMMqI vsWxe71tUrz4g/NVIn3hx/xY06XVqSqYSWEO84bW2hBdKIUBZCqTdg2Wn3maxqqujHPI RQje0neEXLlqnueHE8E26MvQl/ZEpkslCVIXxUkG7cPTfvoDVjIdUkuqls6k2pCuOGaK BhAHO4eRctxxIV2VR9Itngtf9KdwR/T5Q4jGRS9yBt6O8TLCWC9rg5n0ybV6E+c/0wou Anh2rmUoJhZ96dn2wGUmvJzLLpF3kNgGmH3nxXYG4HgStUHOrm1ewTpHS/lZPDF3Revt aRTQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1786370456; x=1786975256; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=Xn5syabkc8Ac7FLEHgBkaPrtGwoPhZlqa7sfgImM52A=; b=Uirp6hNnyFFUhHVzwwIkfUT8Z9rUJK+ZstVphrXix3tEUxOA/JezM3s81RHaUrowOE yhjNKlA7TvYWZ/VlGPAT1C+aIP1KQyf72EP93AMmFQi/2dyg1q11aWjTSaiNMILpMCFi 8+Vtdxw5njBJ3WzaEqvCALSYMuElkTWtyrzKYnxEuryklq2Y7A7aaYNfitUwW37ac16J 44psdRdE+3tn+vL7EstfrHP1Vlbb/OIK9059WNwegj94JTJ2AWkP5dhs4sGt97RSBzTs Ap9ftSsLLz5ScUhP48wmoukP9TBoUHUWe0mxFshSO/LqOv4MfOOwyhaGDmBJmQDRQ9d3 oZAA== X-Forwarded-Encrypted: i=1; AHgh+Ro6Atcwfvppve6XQkc2DGI6rHKwjaTb9BOVMbSur9CFoZ/hhNjL9qMuYPhbH2aprZm4m6nmwDUPVbsSPyc=@vger.kernel.org X-Gm-Message-State: AOJu0Yy9QYivsMEEeF2Xglhr6zn13LSrTaJa7NiAsrdTygdpOVfimoXH bbdcCPraj/hGsxQsdm5JCs2/TcfUVI6Le3sTIem6l06FzTfrOblneCh2jCb3Wnzo X-Gm-Gg: AR+sD125deU2ZXoyp4BkKrZafXI7Df75fXrvPNLpA2rOc+hgNoyrnPzP1ajtOKRCURp +FSn4H+q2T62op7gj57zJOhWT78OfumP8JcDDR+aix0YJqkAwyaYZezxyP+07ieA8buehSAQ3Nd 7Gbc+UUHWgwA2Z3T4+A+zqT1+cygKyI6DpAymZtJ3tCQIErfta0DwrekJKlcaeXW4ooaT1cjydk 29lNQ/kCMTfAKAhN+kP0k83FtXbbVclnUa6pcsSJHEIBJ2PNVo8TlVYKdbVZYnkzjpt3C0P3ik0 ivZiyiSw4daMdhW6yeoCEjqz9u4yYiswWbW546QPDEG64RLZIMN823hQUYDbEbpY00OrR5xKhNd arZJd05JBjKCrjwZkCK1u1/qf7IrMlMPrSKSWn/9NROZgKhFD6CzlH2XUisNpAzitNvcGRXpa/I O6dSmD0Ker2tafSYF60BuEbf39VOFhrzCSjtzypq2UIeLgf95R27KlrVSZTRfKKytBtgc= X-Received: by 2002:a05:600c:3b29:b0:498:261:dd93 with SMTP id 5b1f17b1804b1-4995e0eccfbmr294905755e9.18.1786370456383; Mon, 10 Aug 2026 07:00:56 -0700 (PDT) Received: from deb05.proceq.com ([213.160.61.66]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4995c7b2b68sm291661565e9.4.2026.08.10.07.00.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 10 Aug 2026 07:00:55 -0700 (PDT) From: Mehmet Fide To: Shawn Guo , Sascha Hauer , Stefan Agner Cc: Pengutronix Kernel Team , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Francesco Dolcini , Marcel Ziswiler , linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 1/3] ARM: dts: vf-colibri: apply the EXT_IO pin group Date: Mon, 10 Aug 2026 16:00:51 +0200 Message-ID: <20260810140053.2793495-2-mehmet.fide@gmail.com> X-Mailer: git-send-email 2.54.0 In-Reply-To: <20260810140053.2793495-1-mehmet.fide@gmail.com> References: <20260810140053.2793495-1-mehmet.fide@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit From: Mehmet Fide pinctrl_gpio_ext describes the three Colibri EXT_IO pins, but no node references it, so the pin controller never applies it and the pads keep whatever mux and bias they came up with. It is the only pin group in the Vybrid Colibri device trees that is defined and never used. The three pins are GPIOs on gpio2 and belong to no device, so hog the group on that controller. Referencing it from &iomuxc would work too, but the pin controller would then depend on one of its own children, which fw_devlink reports as a dependency cycle. Signed-off-by: Mehmet Fide --- arch/arm/boot/dts/nxp/vf/vf-colibri.dtsi | 9 +++++++++ 1 file changed, 9 insertions(+) diff --git a/arch/arm/boot/dts/nxp/vf/vf-colibri.dtsi b/arch/arm/boot/dts/nxp/vf/vf-colibri.dtsi index 98f9ee1..74afc7b 100644 --- a/arch/arm/boot/dts/nxp/vf/vf-colibri.dtsi +++ b/arch/arm/boot/dts/nxp/vf/vf-colibri.dtsi @@ -170,6 +170,15 @@ status = "okay"; }; +&gpio2 { + /* + * EXT_IO_0..2 belong to no device, so hog the pin group here rather + * than on the pin controller, which would depend on its own child. + */ + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_gpio_ext>; +}; + &iomuxc { pinctrl_flexcan0: can0grp { fsl,pins = < -- 2.54.0