All of lore.kernel.org
 help / color / mirror / Atom feed
From: kernel test robot <lkp@intel.com>
To: Himanshu Chauhan <himanshu.chauhan@oss.qualcomm.com>
Cc: oe-kbuild-all@lists.linux.dev, Anup Patel <anup@brainfault.org>
Subject: [avpatel:riscv_trace_acpi_support_v1 88/112] arch/riscv/kernel/process.c:207:9: error: implicit declaration of function 'flush_ptrace_hw_breakpoint'
Date: Thu, 13 Aug 2026 12:33:13 +0800	[thread overview]
Message-ID: <202608131237.AAeG9ZVp-lkp@intel.com> (raw)

tree:   https://github.com/avpatel/linux.git riscv_trace_acpi_support_v1
head:   04c254020ba99b7f6db9ab6c87ed4cb4a688ba9a
commit: e0d276ca77744c881a75bbb741566d58b012bbe0 [88/112] riscv: ptrace support for hardware break/watchpoints
config: riscv-randconfig-002-20260813 (https://download.01.org/0day-ci/archive/20260813/202608131237.AAeG9ZVp-lkp@intel.com/config)
compiler: riscv64-linux-gcc (GCC) 15.2.0
reproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20260813/202608131237.AAeG9ZVp-lkp@intel.com/reproduce)

If you fix the issue in a separate patch/commit (i.e. not just a new version of
the same patch/commit), kindly add following tags
| Reported-by: kernel test robot <lkp@intel.com>
| Closes: https://lore.kernel.org/oe-kbuild-all/202608131237.AAeG9ZVp-lkp@intel.com/

All errors (new ones prefixed by >>):

   arch/riscv/kernel/process.c: In function 'flush_thread':
>> arch/riscv/kernel/process.c:207:9: error: implicit declaration of function 'flush_ptrace_hw_breakpoint' [-Wimplicit-function-declaration]
     207 |         flush_ptrace_hw_breakpoint(current);
         |         ^~~~~~~~~~~~~~~~~~~~~~~~~~

Kconfig warnings: (for reference only)
   WARNING: unmet direct dependencies detected for HAVE_MIXED_BREAKPOINTS_REGS
   Depends on [n]: HAVE_HW_BREAKPOINT [=n]
   Selected by [y]:
   - RISCV [=y]


vim +/flush_ptrace_hw_breakpoint +207 arch/riscv/kernel/process.c

   183	
   184	void flush_thread(void)
   185	{
   186	#ifdef CONFIG_FPU
   187		/*
   188		 * Reset FPU state and context
   189		 *	frm: round to nearest, ties to even (IEEE default)
   190		 *	fflags: accrued exceptions cleared
   191		 */
   192		fstate_off(current, task_pt_regs(current));
   193		memset(&current->thread.fstate, 0, sizeof(current->thread.fstate));
   194	#endif
   195	#ifdef CONFIG_RISCV_ISA_V
   196		/* Reset vector state */
   197		riscv_v_vstate_ctrl_init(current);
   198		riscv_v_vstate_off(task_pt_regs(current));
   199		kfree(current->thread.vstate.datap);
   200		memset(&current->thread.vstate, 0, sizeof(struct __riscv_v_ext_state));
   201		clear_tsk_thread_flag(current, TIF_RISCV_V_DEFER_RESTORE);
   202	#endif
   203	#ifdef CONFIG_RISCV_ISA_SUPM
   204		if (riscv_has_extension_unlikely(RISCV_ISA_EXT_SUPM))
   205			envcfg_update_bits(current, ENVCFG_PMM, ENVCFG_PMM_PMLEN_0);
   206	#endif
 > 207		flush_ptrace_hw_breakpoint(current);
   208	}
   209	

--
0-DAY CI Kernel Test Service
https://github.com/intel/lkp-tests/wiki

                 reply	other threads:[~2026-08-13  4:33 UTC|newest]

Thread overview: [no followups] expand[flat|nested]  mbox.gz  Atom feed

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=202608131237.AAeG9ZVp-lkp@intel.com \
    --to=lkp@intel.com \
    --cc=anup@brainfault.org \
    --cc=himanshu.chauhan@oss.qualcomm.com \
    --cc=oe-kbuild-all@lists.linux.dev \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.