From: Sreeshankar K <sreeshankar0910@gmail.com>
To: andersson@kernel.org, mturquette@baylibre.com, sboyd@kernel.org,
robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org
Cc: bmasney@redhat.com, linux-arm-msm@vger.kernel.org,
linux-clk@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org,
Sreeshankar K <sreeshankar0910@gmail.com>
Subject: [PATCH 2/2] dt-bindings: clock: Add GCC clock bindings for SM7250
Date: Sun, 16 Aug 2026 09:07:19 +0000 [thread overview]
Message-ID: <20260816090719.892-3-sreeshankar0910@gmail.com> (raw)
In-Reply-To: <20260816090719.892-1-sreeshankar0910@gmail.com>
Add device tree bindings for global clock controller on SM7250 SoC.
Signed-off-by: Sreeshankar K <sreeshankar0910@gmail.com>
---
.../bindings/clock/qcom,gcc-sm7250.yaml | 60 +++++++
include/dt-bindings/clock/qcom,gcc-sm7250.h | 163 ++++++++++++++++++
2 files changed, 223 insertions(+)
create mode 100644 Documentation/devicetree/bindings/clock/qcom,gcc-sm7250.yaml
create mode 100644 include/dt-bindings/clock/qcom,gcc-sm7250.h
diff --git a/Documentation/devicetree/bindings/clock/qcom,gcc-sm7250.yaml b/Documentation/devicetree/bindings/clock/qcom,gcc-sm7250.yaml
new file mode 100644
index 000000000..822df7dc1
--- /dev/null
+++ b/Documentation/devicetree/bindings/clock/qcom,gcc-sm7250.yaml
@@ -0,0 +1,60 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/clock/qcom,gcc-sm7250.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Qualcomm Global Clock & Reset Controller on SM7250
+
+maintainers:
+ - Bjorn Andersson <andersson@kernel.org>
+ - Sreeshankar K <sreeshankar0910@gmail.com>
+
+description: |
+ Qualcomm global clock control module provides the clocks, resets and power
+ domains on SM7250.
+
+ See also: include/dt-bindings/clock/qcom,gcc-sm7250.h
+
+properties:
+ compatible:
+ const: qcom,gcc-sm7250
+
+ clocks:
+ items:
+ - description: Board XO source
+ - description: Board active XO source
+ - description: Sleep clock source
+
+ clock-names:
+ items:
+ - const: bi_tcxo
+ - const: bi_tcxo_ao
+ - const: sleep_clk
+
+required:
+ - compatible
+ - clocks
+ - clock-names
+ - '#power-domain-cells'
+
+allOf:
+ - $ref: qcom,gcc.yaml#
+
+unevaluatedProperties: false
+
+examples:
+ - |
+ #include <dt-bindings/clock/qcom,rpmh.h>
+ clock-controller@100000 {
+ compatible = "qcom,gcc-sm7250";
+ reg = <0x00100000 0x1f0000>;
+ clocks = <&rpmhcc RPMH_CXO_CLK>,
+ <&rpmhcc RPMH_CXO_CLK_A>,
+ <&sleep_clk>;
+ clock-names = "bi_tcxo", "bi_tcxo_ao", "sleep_clk";
+ #clock-cells = <1>;
+ #reset-cells = <1>;
+ #power-domain-cells = <1>;
+ };
+...
diff --git a/include/dt-bindings/clock/qcom,gcc-sm7250.h b/include/dt-bindings/clock/qcom,gcc-sm7250.h
new file mode 100644
index 000000000..f50a13173
--- /dev/null
+++ b/include/dt-bindings/clock/qcom,gcc-sm7250.h
@@ -0,0 +1,163 @@
+/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
+/*
+ * Copyright (c) 2020, The Linux Foundation. All rights reserved.
+ * Copyright (c) 2026, Sreeshankar K <sreeshankar0910@gmail.com>
+ */
+
+#ifndef _DT_BINDINGS_CLK_QCOM_GCC_SM7250_H
+#define _DT_BINDINGS_CLK_QCOM_GCC_SM7250_H
+
+/* GCC clocks */
+#define GPLL0 0
+#define GPLL0_OUT_EVEN 1
+#define GPLL6 2
+#define GPLL9 3
+#define GCC_AGGRE_UFS_PHY_AXI_CLK 4
+#define GCC_AGGRE_USB3_PRIM_AXI_CLK 5
+#define GCC_BOOT_ROM_AHB_CLK 6
+#define GCC_CAMERA_AHB_CLK 7
+#define GCC_CAMERA_HF_AXI_CLK 8
+#define GCC_CAMERA_SF_AXI_CLK 9
+#define GCC_CAMERA_XO_CLK 10
+#define GCC_CFG_NOC_USB3_PRIM_AXI_CLK 11
+#define GCC_CPUSS_AHB_CLK 12
+#define GCC_CPUSS_AHB_CLK_SRC 13
+#define GCC_CPUSS_GNOC_CLK 14
+#define GCC_CPUSS_RBCPR_CLK 15
+#define GCC_DDRSS_GPU_AXI_CLK 16
+#define GCC_DISP_GPLL0_CLK_SRC 17
+#define GCC_DISP_AHB_CLK 18
+#define GCC_DISP_HF_AXI_CLK 19
+#define GCC_DISP_SF_AXI_CLK 20
+#define GCC_DISP_XO_CLK 21
+#define GCC_GP1_CLK 22
+#define GCC_GP1_CLK_SRC 23
+#define GCC_GP2_CLK 24
+#define GCC_GP2_CLK_SRC 25
+#define GCC_GP3_CLK 26
+#define GCC_GP3_CLK_SRC 27
+#define GCC_GPU_CFG_AHB_CLK 28
+#define GCC_GPU_GPLL0_CLK_SRC 29
+#define GCC_GPU_GPLL0_DIV_CLK_SRC 30
+#define GCC_GPU_IREF_CLK 31
+#define GCC_GPU_MEMNOC_GFX_CLK 32
+#define GCC_GPU_SNOC_DVM_GFX_CLK 33
+#define GCC_NPU_AXI_CLK 34
+#define GCC_NPU_BWMON2_AXI_CLK 35
+#define GCC_NPU_BWMON_AXI_CLK 36
+#define GCC_NPU_BWMON_CFG_AHB_CLK 37
+#define GCC_NPU_CFG_AHB_CLK 38
+#define GCC_NPU_DMA_CLK 39
+#define GCC_NPU_GPLL0_CLK_SRC 40
+#define GCC_NPU_GPLL0_DIV_CLK_SRC 41
+#define GCC_PDM2_CLK 42
+#define GCC_PDM2_CLK_SRC 43
+#define GCC_PDM_AHB_CLK 44
+#define GCC_PDM_XO4_CLK 45
+#define GCC_PRNG_AHB_CLK 46
+#define GCC_QMIP_CAMERA_NRT_AHB_CLK 47
+#define GCC_QMIP_CAMERA_RT_AHB_CLK 48
+#define GCC_QMIP_DISP_AHB_CLK 49
+#define GCC_QMIP_RT_DISP_AHB_CLK 50
+#define GCC_QMIP_VIDEO_CVP_AHB_CLK 51
+#define GCC_QMIP_VIDEO_VCODEC_AHB_CLK 52
+#define GCC_QUPV3_WRAP0_CORE_2X_CLK 53
+#define GCC_QUPV3_WRAP0_CORE_CLK 54
+#define GCC_QUPV3_WRAP0_S0_CLK 55
+#define GCC_QUPV3_WRAP0_S0_CLK_SRC 56
+#define GCC_QUPV3_WRAP0_S1_CLK 57
+#define GCC_QUPV3_WRAP0_S1_CLK_SRC 58
+#define GCC_QUPV3_WRAP0_S2_CLK 59
+#define GCC_QUPV3_WRAP0_S2_CLK_SRC 60
+#define GCC_QUPV3_WRAP0_S3_CLK 61
+#define GCC_QUPV3_WRAP0_S3_CLK_SRC 62
+#define GCC_QUPV3_WRAP0_S4_CLK 63
+#define GCC_QUPV3_WRAP0_S4_CLK_SRC 64
+#define GCC_QUPV3_WRAP0_S5_CLK 65
+#define GCC_QUPV3_WRAP0_S5_CLK_SRC 66
+#define GCC_QUPV3_WRAP1_CORE_2X_CLK 67
+#define GCC_QUPV3_WRAP1_CORE_CLK 68
+#define GCC_QUPV3_WRAP1_S0_CLK 69
+#define GCC_QUPV3_WRAP1_S0_CLK_SRC 70
+#define GCC_QUPV3_WRAP1_S1_CLK 71
+#define GCC_QUPV3_WRAP1_S1_CLK_SRC 72
+#define GCC_QUPV3_WRAP1_S2_CLK 73
+#define GCC_QUPV3_WRAP1_S2_CLK_SRC 74
+#define GCC_QUPV3_WRAP1_S3_CLK 75
+#define GCC_QUPV3_WRAP1_S3_CLK_SRC 76
+#define GCC_QUPV3_WRAP1_S4_CLK 77
+#define GCC_QUPV3_WRAP1_S4_CLK_SRC 78
+#define GCC_QUPV3_WRAP1_S5_CLK 79
+#define GCC_QUPV3_WRAP1_S5_CLK_SRC 80
+#define GCC_QUPV3_WRAP_0_M_AHB_CLK 81
+#define GCC_QUPV3_WRAP_0_S_AHB_CLK 82
+#define GCC_QUPV3_WRAP_1_M_AHB_CLK 83
+#define GCC_QUPV3_WRAP_1_S_AHB_CLK 84
+#define GCC_SDCC1_AHB_CLK 85
+#define GCC_SDCC1_APPS_CLK 86
+#define GCC_SDCC1_APPS_CLK_SRC 87
+#define GCC_SDCC1_ICE_CORE_CLK 88
+#define GCC_SDCC1_ICE_CORE_CLK_SRC 89
+#define GCC_SDCC2_AHB_CLK 90
+#define GCC_SDCC2_APPS_CLK 91
+#define GCC_SDCC2_APPS_CLK_SRC 92
+#define GCC_SDCC4_AHB_CLK 93
+#define GCC_SDCC4_APPS_CLK 94
+#define GCC_SDCC4_APPS_CLK_SRC 95
+#define GCC_SYS_NOC_CPUSS_AHB_CLK 96
+#define GCC_UFS_1X_CLKREF_CLK 97
+#define GCC_UFS_PHY_AHB_CLK 98
+#define GCC_UFS_PHY_AXI_CLK 99
+#define GCC_UFS_PHY_AXI_CLK_SRC 100
+#define GCC_UFS_PHY_ICE_CORE_CLK 101
+#define GCC_UFS_PHY_ICE_CORE_CLK_SRC 102
+#define GCC_UFS_PHY_PHY_AUX_CLK 103
+#define GCC_UFS_PHY_PHY_AUX_CLK_SRC 104
+#define GCC_UFS_PHY_RX_SYMBOL_0_CLK 105
+#define GCC_UFS_PHY_RX_SYMBOL_1_CLK 106
+#define GCC_UFS_PHY_TX_SYMBOL_0_CLK 107
+#define GCC_UFS_PHY_UNIPRO_CORE_CLK 108
+#define GCC_UFS_PHY_UNIPRO_CORE_CLK_SRC 109
+#define GCC_USB30_PRIM_MASTER_CLK 110
+#define GCC_USB30_PRIM_MASTER_CLK_SRC 111
+#define GCC_USB30_PRIM_MOCK_UTMI_CLK 112
+#define GCC_USB30_PRIM_MOCK_UTMI_CLK_SRC 113
+#define GCC_USB30_PRIM_SLEEP_CLK 114
+#define GCC_USB3_PRIM_CLKREF_CLK 115
+#define GCC_USB3_PRIM_PHY_AUX_CLK 116
+#define GCC_USB3_PRIM_PHY_AUX_CLK_SRC 117
+#define GCC_USB3_PRIM_PHY_COM_AUX_CLK 118
+#define GCC_USB3_PRIM_PHY_PIPE_CLK 119
+#define GCC_VIDEO_AHB_CLK 120
+#define GCC_VIDEO_AXI_CLK 121
+#define GCC_VIDEO_XO_CLK 122
+
+/* GCC resets */
+#define GCC_DPM_BCR 0
+#define GCC_GPU_BCR 1
+#define GCC_MMSS_BCR 2
+#define GCC_NPU_BWMON_BCR 3
+#define GCC_NPU_BCR 4
+#define GCC_PDM_BCR 5
+#define GCC_PRNG_BCR 6
+#define GCC_QUPV3_WRAPPER_0_BCR 7
+#define GCC_QUPV3_WRAPPER_1_BCR 8
+#define GCC_QUSB2PHY_PRIM_BCR 9
+#define GCC_SDCC1_BCR 10
+#define GCC_SDCC2_BCR 11
+#define GCC_SDCC4_BCR 12
+#define GCC_UFS_PHY_BCR 13
+#define GCC_USB30_PRIM_BCR 14
+#define GCC_USB3_DP_PHY_PRIM_BCR 15
+#define GCC_USB3_PHY_PRIM_BCR 16
+#define GCC_USB3PHY_PHY_PRIM_BCR 17
+#define GCC_USB_PHY_CFG_AHB2PHY_BCR 18
+
+/* GCC power domains */
+#define UFS_PHY_GDSC 0
+#define USB30_PRIM_GDSC 1
+#define HLOS1_VOTE_MMNOC_MMU_TBU_HF0_GDSC 2
+#define HLOS1_VOTE_MMNOC_MMU_TBU_HF1_GDSC 3
+#define HLOS1_VOTE_MMNOC_MMU_TBU_SF0_GDSC 4
+
+#endif
--
2.43.0
next prev parent reply other threads:[~2026-08-16 9:07 UTC|newest]
Thread overview: 4+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-08-16 9:07 v2 [PATCH 0/2] Add Global Clock Controller (GCC) driver for SM7250 Sreeshankar K
2026-08-16 9:07 ` [PATCH 1/2] clk: qcom: " Sreeshankar K
2026-08-16 9:07 ` Sreeshankar K [this message]
-- strict thread matches above, loose matches on Subject: below --
2026-08-16 8:27 [PATCH 0/2] " Sreeshankar K
2026-08-16 8:28 ` [PATCH 2/2] dt-bindings: clock: Add GCC clock bindings " Sreeshankar K
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260816090719.892-3-sreeshankar0910@gmail.com \
--to=sreeshankar0910@gmail.com \
--cc=andersson@kernel.org \
--cc=bmasney@redhat.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=robh@kernel.org \
--cc=sboyd@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.