From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f43.google.com (mail-wr1-f43.google.com [209.85.221.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 656D63D3498 for ; Wed, 19 Aug 2026 22:15:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.221.43 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787177714; cv=none; b=WCl5FKFFxZUQntSMIlP6BzMfZKgOEHPh1Ct8N7Rscgp/AmfX8ZrZXBLZkHrvHA/PmqAAYxJmhOmI3/mMKXgC2gQ1/f1r60azLW0g+QZEnlrsFGgd1bFCifvuKJKVHlSil2tR4rFP60em3AyJ0YtrR3NE6lkBmzYGeEdppgXSgZQ= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1787177714; c=relaxed/simple; bh=7txVex1YKsBI07yDFKbwJTfHfLkjP2vFWNMOmdjl6zU=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version; b=rVK8wJA17+X/ktFqpptFNHilnHli/IM9rUgyTL1aFq9imS83KDqon5nvfQSon4ui0wLmCj2a55aqidSH/dGChiKFuXdRyj9SMQQmaWB4fmUsCW+if0A2JkgW4v6xDTo89swJ3N6wPDZNmCbVmIs2oJ9KLDWGVnrktcMa2Wr46Fw= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=puGV6GVT; arc=none smtp.client-ip=209.85.221.43 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="puGV6GVT" Received: by mail-wr1-f43.google.com with SMTP id ffacd0b85a97d-47362928f65so1443319f8f.2 for ; Wed, 19 Aug 2026 15:15:12 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1787177711; x=1787782511; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=sA0r2GQyCCtQoQ8S7Fp2dZh+KlreJQPZUV/cexVXnbE=; b=puGV6GVTQ5mLmLS4gLlJ2aT61et8OSbzH8kYIJLH+jZuDD/IU1BWzzbNcaSJjVpjzK w3X4V6WE+4RywcSDUgCkgwLAoRKWrgo9++kl8Pd7yzI8qI4G5/TxTG1iSrYRNhiRubBm K8py9Z9bBjplNn+0r8ySX9PYCWvkrAFQqRU7bVeixLor9eiYcMu8DJy+m48vopDkBw/N QhGp/H3Nr2CC9yhIv6nUsTL6edk2Lavk7lQhQFOWhcMx4o3Y0+8imoqPbige3KpgNSXC TMg9t760MZMQQSpfN3cQoO+1FcU5KLenkk+ujFigTe7hAsM6q+lHj/MT9+TCtAUPOilX FN1Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20251104; t=1787177711; x=1787782511; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to:content-type; bh=sA0r2GQyCCtQoQ8S7Fp2dZh+KlreJQPZUV/cexVXnbE=; b=PhX+EkiST5wCDh4BqbdsRFVzhq0I8SbwJ/wQNAyewsYErDAJXhmUW/o1JFH2tXGnd7 iCsLrcbGNuV47+mB1wgLmyXPOSwwhpN0kiFp+AmKYezjzPLTMxDvvpusCBqBhdR+zCUV 6MLBaShznysUMccgQDrq6t9dk5/ptvVAQWYDQavVuIcuFqHl+PuudgJl6r25+Cqb0NWv HGvjnlq9gDgRMs7qfrZeWiYSrqcIbzhdUM81dPuF0MZdfmJ1o2IrZbPj3vKDniaZ0a0j 7aDTylZ3WZzoRuxq+2gkf5LCheSevSaE/+ZjSqD9el7y9MYwo18NLQGzV/2pJsRe5rft K8Ug== X-Forwarded-Encrypted: i=1; AHgh+RqvwD9iHwP4i483nXIRojtTxk5AXtJOKdaKffFg8n6+YLfMQr51GeOwSazPy0CqhJ+Cf6V3t0c9NyUxQY0=@vger.kernel.org X-Gm-Message-State: AFuF++lgAcGlZu/AN/mU5XUULBXQWBzRpJByJ1iMxY1tVLokVrrU21/E ON6uGOepOjrg4OFePUiv855PuHrEFDfVlqnUpQOWrt1E+gd8aYAwCcs+ X-Gm-Gg: AR+sD10MpAPzmzulDuyUpHjbjGYPY0X+PydZwSNM5thoukl7mJzZkhp0xBROKWTFJ3g xN67q/GwEa2D7fr7rMKN9I5T2IblEG9MlDffiTZS8edNTlUt8/VUFrxa+W/6/DVfIQCx87mfs8q QJbzyt3QPlC/72lGkwujlHgIJKAIUTkF36yGc0Go9Xl6pC5Tb1gZETFCqsHxhnKs8oJEN5Fd2UO nW6d6QFlzFVU46NIDJKlH5YHBQL0K9cvgG6QDmqwyrldpVtSx7WIo8EAGhWwjHSSaa3TX1GzCFG OE3mRsIaW/0ZjedUU7uOX9Cu+pSks3gPGrmA2CW2qQIHLbF/0wEWwtqwixg/pujSNKXi+YuJmt2 KAK7UjwUFuUd44SyDkaThKcdqAKLSnlc002L8ZPu15zopkoWDP2twB1rltZqE5tq+CiSDmdRS7m zhYfnW5MmcS+QXtcz2vbZgULi73wqhp912uiunK7H1xLIdIg46ipMir/Oyt+vE1EgSeF4Im2KfE qNVaxk+9QSap02h6ghSZG3vMUoh1I6znm5oxqOkSzM4Pu3f2GcWzn8= X-Received: by 2002:a05:6000:480e:b0:481:5edd:1b6c with SMTP id ffacd0b85a97d-482b1e976bbmr15302612f8f.7.1787177710505; Wed, 19 Aug 2026 15:15:10 -0700 (PDT) Received: from Ansuel-XPS24.localdomain (host-213-45-7-219.pool21345.interbusiness.it. [213.45.7.219]) by smtp.googlemail.com with ESMTPSA id ffacd0b85a97d-482b14c46f2sm9732950f8f.29.2026.08.19.15.15.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 19 Aug 2026 15:15:09 -0700 (PDT) From: Christian Marangi To: Stephen Boyd , Brian Masney , Jerome Brunet , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Philipp Zabel , Felix Fietkau , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Christian Marangi Subject: [PATCH v6 1/3] dt-bindings: clock: airoha: Document support for AN7583 clock Date: Thu, 20 Aug 2026 00:14:54 +0200 Message-ID: <20260819221458.30040-2-ansuelsmth@gmail.com> X-Mailer: git-send-email 2.53.0 In-Reply-To: <20260819221458.30040-1-ansuelsmth@gmail.com> References: <20260819221458.30040-1-ansuelsmth@gmail.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Document support for Airoha AN7583 clock. This is based on the EN7523 clock schema with the new requirement of the "airoha,chip-scu". Add additional binding for additional clock and reset lines. Signed-off-by: Christian Marangi --- .../bindings/clock/airoha,en7523-scu.yaml | 20 ++++++ include/dt-bindings/clock/en7523-clk.h | 3 + .../dt-bindings/reset/airoha,an7583-reset.h | 65 +++++++++++++++++++ 3 files changed, 88 insertions(+) create mode 100644 include/dt-bindings/reset/airoha,an7583-reset.h diff --git a/Documentation/devicetree/bindings/clock/airoha,en7523-scu.yaml b/Documentation/devicetree/bindings/clock/airoha,en7523-scu.yaml index eb24a5687639..edecc635807b 100644 --- a/Documentation/devicetree/bindings/clock/airoha,en7523-scu.yaml +++ b/Documentation/devicetree/bindings/clock/airoha,en7523-scu.yaml @@ -30,6 +30,7 @@ properties: compatible: items: - enum: + - airoha,an7583-scu - airoha,en7523-scu - airoha,en7581-scu - econet,en751221-scu @@ -50,12 +51,30 @@ properties: description: ID of the controller reset line const: 1 + airoha,chip-scu: + $ref: /schemas/types.yaml#/definitions/phandle + description: phandle to the Chip SCU providing the registers required + for configuring the PCIe related clocks and resets. + required: - compatible - reg - '#clock-cells' allOf: + - if: + properties: + compatible: + const: airoha,an7583-scu + + then: + required: + - airoha,chip-scu + + else: + properties: + airoha,chip-scu: false + - if: properties: compatible: @@ -69,6 +88,7 @@ allOf: properties: compatible: enum: + - airoha,an7583-scu - airoha,en7581-scu - econet,en751221-scu then: diff --git a/include/dt-bindings/clock/en7523-clk.h b/include/dt-bindings/clock/en7523-clk.h index edfa64045f52..0fbbcb7b1b25 100644 --- a/include/dt-bindings/clock/en7523-clk.h +++ b/include/dt-bindings/clock/en7523-clk.h @@ -14,4 +14,7 @@ #define EN7581_CLK_EMMC 8 +#define AN7583_CLK_MDIO0 9 +#define AN7583_CLK_MDIO1 10 + #endif /* _DT_BINDINGS_CLOCK_AIROHA_EN7523_H_ */ diff --git a/include/dt-bindings/reset/airoha,an7583-reset.h b/include/dt-bindings/reset/airoha,an7583-reset.h new file mode 100644 index 000000000000..410e19802cf7 --- /dev/null +++ b/include/dt-bindings/reset/airoha,an7583-reset.h @@ -0,0 +1,65 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright (c) 2024 AIROHA Inc + * Author: Christian Marangi + */ + +#ifndef __DT_BINDINGS_RESET_CONTROLLER_AIROHA_AN7583_H_ +#define __DT_BINDINGS_RESET_CONTROLLER_AIROHA_AN7583_H_ + +/* RST_CTRL2 */ +#define AN7583_XPON_PHY_RST 0 +#define AN7583_GPON_OLT_RST 1 +#define AN7583_CPU_TIMER2_RST 2 +#define AN7583_HSUART_RST 3 +#define AN7583_UART4_RST 4 +#define AN7583_UART5_RST 5 +#define AN7583_I2C2_RST 6 +#define AN7583_XSI_MAC_RST 7 +#define AN7583_XSI_PHY_RST 8 +#define AN7583_NPU_RST 9 +#define AN7583_TRNG_MSTART_RST 10 +#define AN7583_DUAL_HSI0_RST 11 +#define AN7583_DUAL_HSI1_RST 12 +#define AN7583_DUAL_HSI0_MAC_RST 13 +#define AN7583_DUAL_HSI1_MAC_RST 14 +#define AN7583_XPON_XFI_RST 15 +#define AN7583_WDMA_RST 16 +#define AN7583_WOE0_RST 17 +#define AN7583_HSDMA_RST 18 +#define AN7583_TDMA_RST 19 +#define AN7583_EMMC_RST 20 +#define AN7583_SOE_RST 21 +#define AN7583_XFP_MAC_RST 22 +#define AN7583_MDIO0_RST 23 +#define AN7583_MDIO1_RST 24 +/* RST_CTRL1 */ +#define AN7583_PCM1_ZSI_ISI_RST 25 +#define AN7583_FE_PDMA_RST 26 +#define AN7583_FE_QDMA_RST 27 +#define AN7583_PCM_SPIWP_RST 28 +#define AN7583_CRYPTO_RST 29 +#define AN7583_TIMER_RST 30 +#define AN7583_PCM1_RST 31 +#define AN7583_UART_RST 32 +#define AN7583_GPIO_RST 33 +#define AN7583_GDMA_RST 34 +#define AN7583_I2C_MASTER_RST 35 +#define AN7583_PCM2_ZSI_ISI_RST 36 +#define AN7583_SFC_RST 37 +#define AN7583_UART2_RST 38 +#define AN7583_GDMP_RST 39 +#define AN7583_FE_RST 40 +#define AN7583_USB_HOST_P0_RST 41 +#define AN7583_GSW_RST 42 +#define AN7583_SFC2_PCM_RST 43 +#define AN7583_PCIE0_RST 44 +#define AN7583_PCIE1_RST 45 +#define AN7583_CPU_TIMER_RST 46 +#define AN7583_PCIE_HB_RST 47 +#define AN7583_XPON_MAC_RST 48 +/* RST_PCIC */ +#define AN7583_PCIC_PERSTOUT0_RST 49 +#define AN7583_PCIC_PERSTOUT1_RST 50 + +#endif /* __DT_BINDINGS_RESET_CONTROLLER_AIROHA_AN7583_H_ */ -- 2.53.0