From: Saif Abrar <saif.abrar@linux.ibm.com>
To: qemu-ppc@nongnu.org, qemu-devel@nongnu.org
Cc: harshpb@linux.ibm.com, clg@kaod.org, npiggin@gmail.com,
fbarrat@linux.ibm.com, mst@redhat.com,
marcel.apfelbaum@gmail.com, cohuck@redhat.com,
pbonzini@redhat.com, thuth@redhat.com, lvivier@redhat.com,
danielhb413@gmail.com, kowal@linux.ibm.com,
chalapathi.v@linux.ibm.com, calebs@linux.ibm.com,
milesg@linux.ibm.com, jishnuvw@linux.ibm.com,
adityag@linux.ibm.com, amachhiw@linux.ibm.com
Subject: [PATCH v6 0/9] pnv/phb5: Update PHB4 to the latest PHB5 spec
Date: Mon, 31 Aug 2026 07:29:56 -0500 [thread overview]
Message-ID: <20260831123005.1485518-1-saif.abrar@linux.ibm.com> (raw)
Hello,
This patchset resolves the review comments for v5:
https://lore.kernel.org/qemu-devel/20260617095058.652789-1-saif.abrar@linux.ibm.com/
Major updates include the following:
- Separate reset and register read/write methods for PHB5.
- PHB4 and PHB5 specific reset values.
- Read/write logic for registers added and removed in PHB5.
- General cleanups.
Tested with 'make check' and 'make check-functional-ppc64'.
Regards.
Saif Abrar (9):
qtest/phb5: Add testbench for PHB
pnv/phb5: Add reset logic to PHB5
pnv/phb5: Implement sticky reset logic in PHB5
pnv/phb5: Implement read-only and write-only bits of registers
pnv/phb5: Implement write-clear and return 1's on unimplemented reg
read
pnv/phb5: Set link-active status in HPSTAT and LMR registers
pnv/phb5: Set link speed and width in the DLP training control
register
pnv/phb5: Implement IODA PCT table
pnv/phb5: Mask off LSI Source-ID based on number of interrupts
hw/pci-host/pnv_phb.c | 20 +-
hw/pci-host/pnv_phb4.c | 552 +++++++++++++++++++++++++---
hw/pci-host/pnv_phb4_pec.c | 2 +-
hw/pci-host/pnv_phb5.c | 197 +++++++++-
hw/pci-host/pnv_phb5_pec.c | 1 +
hw/ppc/pnv.c | 1 +
include/hw/pci-host/pnv_phb4.h | 43 ++-
include/hw/pci-host/pnv_phb4_regs.h | 58 ++-
include/hw/pci-host/pnv_phb5.h | 52 +++
tests/qtest/meson.build | 1 +
tests/qtest/pnv-host-i2c-test.c | 13 +-
tests/qtest/pnv-phb-test.c | 235 ++++++++++++
tests/qtest/pnv-qtest-common.h | 24 ++
tests/qtest/pnv-xive2-common.h | 7 +-
14 files changed, 1102 insertions(+), 104 deletions(-)
create mode 100644 include/hw/pci-host/pnv_phb5.h
create mode 100644 tests/qtest/pnv-phb-test.c
create mode 100644 tests/qtest/pnv-qtest-common.h
--
2.52.0
next reply other threads:[~2026-08-31 12:32 UTC|newest]
Thread overview: 33+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-08-31 12:29 Saif Abrar [this message]
2026-08-31 12:29 ` [PATCH v6 1/9] qtest/phb5: Add testbench for PHB Saif Abrar
2026-09-03 16:52 ` Mike Kowal
2026-09-12 12:37 ` Aditya Gupta
2026-09-30 14:10 ` Caleb Schlossin
2026-08-31 12:29 ` [PATCH v6 2/9] pnv/phb5: Add reset logic to PHB5 Saif Abrar
2026-09-03 16:52 ` Mike Kowal
2026-09-12 12:39 ` Aditya Gupta
2026-09-30 14:10 ` Caleb Schlossin
2026-08-31 12:29 ` [PATCH v6 3/9] pnv/phb5: Implement sticky reset logic in PHB5 Saif Abrar
2026-09-03 16:53 ` Mike Kowal
2026-09-30 14:10 ` Caleb Schlossin
2026-08-31 12:30 ` [PATCH v6 4/9] pnv/phb5: Implement read-only and write-only bits of registers Saif Abrar
2026-09-03 16:54 ` Mike Kowal
2026-09-30 14:11 ` Caleb Schlossin
2026-08-31 12:30 ` [PATCH v6 5/9] pnv/phb5: Implement write-clear and return 1's on unimplemented reg read Saif Abrar
2026-09-03 16:49 ` Mike Kowal
2026-09-30 14:11 ` Caleb Schlossin
2026-08-31 12:30 ` [PATCH v6 6/9] pnv/phb5: Set link-active status in HPSTAT and LMR registers Saif Abrar
2026-09-03 16:55 ` Mike Kowal
2026-09-12 12:41 ` Aditya Gupta
2026-09-30 14:11 ` Caleb Schlossin
2026-08-31 12:30 ` [PATCH v6 7/9] pnv/phb5: Set link speed and width in the DLP training control register Saif Abrar
2026-09-03 16:56 ` Mike Kowal
2026-09-30 14:11 ` Caleb Schlossin
2026-08-31 12:30 ` [PATCH v6 8/9] pnv/phb5: Implement IODA PCT table Saif Abrar
2026-09-03 16:50 ` Mike Kowal
2026-09-30 14:12 ` Caleb Schlossin
2026-08-31 12:30 ` [PATCH v6 9/9] pnv/phb5: Mask off LSI Source-ID based on number of interrupts Saif Abrar
2026-09-03 16:51 ` Mike Kowal
2026-09-30 14:12 ` Caleb Schlossin
2026-09-03 17:02 ` [PATCH v6 0/9] pnv/phb5: Update PHB4 to the latest PHB5 spec Mike Kowal
2026-09-12 12:43 ` Aditya Gupta
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260831123005.1485518-1-saif.abrar@linux.ibm.com \
--to=saif.abrar@linux.ibm.com \
--cc=adityag@linux.ibm.com \
--cc=amachhiw@linux.ibm.com \
--cc=calebs@linux.ibm.com \
--cc=chalapathi.v@linux.ibm.com \
--cc=clg@kaod.org \
--cc=cohuck@redhat.com \
--cc=danielhb413@gmail.com \
--cc=fbarrat@linux.ibm.com \
--cc=harshpb@linux.ibm.com \
--cc=jishnuvw@linux.ibm.com \
--cc=kowal@linux.ibm.com \
--cc=lvivier@redhat.com \
--cc=marcel.apfelbaum@gmail.com \
--cc=milesg@linux.ibm.com \
--cc=mst@redhat.com \
--cc=npiggin@gmail.com \
--cc=pbonzini@redhat.com \
--cc=qemu-devel@nongnu.org \
--cc=qemu-ppc@nongnu.org \
--cc=thuth@redhat.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.