From: sashiko-bot@kernel.org
To: "AngeloGioacchino Del Regno" <angelogioacchino.delregno@collabora.com>
Cc: devicetree@vger.kernel.org, robh@kernel.org,
dri-devel@lists.freedesktop.org, conor+dt@kernel.org
Subject: Re: [PATCH v7 12/13] dt-bindings: display: mediatek: wdma: Add compatibles for more SoCs
Date: Mon, 14 Sep 2026 12:30:34 +0000 [thread overview]
Message-ID: <20260914123034.E92E31F000FF@smtp.kernel.org> (raw)
In-Reply-To: <20260914115812.22751-13-angelogioacchino.delregno@collabora.com>
Thank you for your contribution! Sashiko AI review found 1 potential issue(s) to consider:
- [High] The compatible strings for MT8186, MT8192, and MT8195 incorrectly fall back to `mediatek,mt8173-disp-wdma`, forcing 32-bit DMA limitations on 34-bit capable hardware and causing DMA address truncation.
--
commit 7d14f8135e7ea9f9404cdd835d6b860fc5b97644
Author: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
dt-bindings: display: mediatek: wdma: Add compatibles for more SoCs
This commit adds compatible strings for the Write DMA hardware in several
MediaTek SoCs. It specifically notes that MT6893 is not compatible with
MT8173 because it supports destination addresses larger than 32 bits.
> diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,wdma.yaml b/Documentation/devicetree/bindings/display/mediatek/mediatek,wdma.yaml
> index 97d052b0fb614..c3ed867d058d9 100644
> --- a/Documentation/devicetree/bindings/display/mediatek/mediatek,wdma.yaml
> +++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,wdma.yaml
> @@ -22,11 +22,16 @@ properties:
> compatible:
> oneOf:
> - enum:
> + - mediatek,mt6893-disp-wdma
> - mediatek,mt8173-disp-wdma
> - items:
> - enum:
> - mediatek,mt6795-disp-wdma
> - mediatek,mt8167-disp-wdma
> + - mediatek,mt8183-disp-wdma
> + - mediatek,mt8186-disp-wdma
> + - mediatek,mt8192-disp-wdma
> + - mediatek,mt8195-disp-wdma
> - const: mediatek,mt8173-disp-wdma
[Severity: High]
Does declaring MT8186, MT8192, and MT8195 as compatible with MT8173 cause DMA
address truncation on these SoCs?
The commit message notes that MT6893 is not compatible with MT8173 because it
has support for destination addresses larger than 32 bits. However, the IOMMU
driver for MT8186, MT8192, and MT8195 enables IOVA_34_EN for their multimedia
domains, which sets the DMA mask to 34 bits.
By declaring a fallback to mediatek,mt8173-disp-wdma in the device tree, the
OS binds the device using mt8173_wdma_driver_data, which initializes
reg_wdma_dst_addr0_msb to 0.
This causes mtk_wdma_ddp_write_dst_addr() to silently truncate the 34-bit IOVA
by dropping the upper 32 bits, leading to the WDMA hardware writing to the
wrong memory address when buffers are mapped above the 4GB boundary.
Should these SoCs be grouped without the mediatek,mt8173-disp-wdma fallback?
--
Sashiko AI review · https://sashiko.dev/#/patchset/20260914115812.22751-1-angelogioacchino.delregno@collabora.com?part=12
next prev parent reply other threads:[~2026-09-14 12:30 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-09-14 11:57 [PATCH v7 00/13] drm/mediatek: Add DSC, WDMA, MT8189/96 DSI support AngeloGioacchino Del Regno
2026-09-14 11:58 ` [PATCH v7 01/13] dt-bindings: display: mediatek: dsc: Add MT8196 compatible AngeloGioacchino Del Regno
2026-09-14 11:58 ` [PATCH v7 02/13] drm/mediatek: Implement Display Stream Compression support AngeloGioacchino Del Regno
2026-09-14 12:14 ` sashiko-bot
2026-09-14 11:58 ` [PATCH v7 03/13] dt-bindings: display: mediatek: dsi: Document MT8189 and MT8196 AngeloGioacchino Del Regno
2026-09-14 11:58 ` [PATCH v7 04/13] drm/mediatek: mtk_dsi: Cleanup encoder if reset fails during bind AngeloGioacchino Del Regno
2026-09-14 12:12 ` sashiko-bot
2026-09-14 11:58 ` [PATCH v7 05/13] drm/mediatek: mtk_dsi: Enable interrupt at component bind time AngeloGioacchino Del Regno
2026-09-14 12:11 ` sashiko-bot
2026-09-14 11:58 ` [PATCH v7 06/13] drm/mediatek: mtk_dsi: Transfer register offsets to per-SoC const AngeloGioacchino Del Regno
2026-09-14 11:58 ` [PATCH v7 07/13] drm/mediatek: mtk_dsi: Move max link rate parameter to platform data AngeloGioacchino Del Regno
2026-09-14 12:16 ` sashiko-bot
2026-09-14 11:58 ` [PATCH v7 08/13] drm/mediatek: mtk_dsi: Add support for MT8189 AngeloGioacchino Del Regno
2026-09-14 12:20 ` sashiko-bot
2026-09-14 11:58 ` [PATCH v7 09/13] drm/mediatek: mtk_dsi: Add support for SRAM QoS setting AngeloGioacchino Del Regno
2026-09-14 11:58 ` [PATCH v7 10/13] drm/mediatek: mtk_dsi: Add support for MT8196 AngeloGioacchino Del Regno
2026-09-14 11:58 ` [PATCH v7 11/13] drm/mediatek: mtk_dsi: Enable PM Runtime on probe AngeloGioacchino Del Regno
2026-09-14 12:37 ` sashiko-bot
2026-09-14 11:58 ` [PATCH v7 12/13] dt-bindings: display: mediatek: wdma: Add compatibles for more SoCs AngeloGioacchino Del Regno
2026-09-14 12:30 ` sashiko-bot [this message]
2026-09-14 11:58 ` [PATCH v7 13/13] drm/mediatek: Add Write DMA (WDMA) Engine for Writeback support AngeloGioacchino Del Regno
2026-09-14 12:31 ` sashiko-bot
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260914123034.E92E31F000FF@smtp.kernel.org \
--to=sashiko-bot@kernel.org \
--cc=angelogioacchino.delregno@collabora.com \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=dri-devel@lists.freedesktop.org \
--cc=robh@kernel.org \
--cc=sashiko-reviews@lists.linux.dev \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.