From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 6CC2CC88E75 for ; Tue, 15 Sep 2026 15:49:42 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:MIME-Version:Reply-To:List-Subscribe: List-Help:List-Post:List-Archive:List-Unsubscribe:List-Id:Message-Id:Date: References:In-Reply-To:Cc:To:Subject:From:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=+kdrkRc4/xulWch0WCBoTqEl+VacCVRyq1iEuDATxeI=; b=Z/Fwj9BzrcXzoz nahHwwhfNfsWpebrQ5ymniaLVJxt9HFBBdG8pF6kCS4AOalDXi0yWhn7r9l2cMb1iTjyoZa+jEolH ZUPGON73OHXFcSQ6WsZ1WGYG4EpMA6kq1/9J/x0dOH+BrwdOiq59hVdFjWrpKu1G9FBj3je/SullU 7MtFwUqSOywjxJYIYjvFi+qVZLZCPE2jocrqXybkGsFK1EmsCTUN12IunjJaU73ofFPMb4nmfy4a+ kHeNSYuslzwHx1GZhlvo9cY4GcZ1hq8uW8EjLvBbNzfTaXlxQzhS+vnvCNuCzdp8MHBfplxmjlpPy m24IqRzKWl4h/p3Y4RdA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.99.1 #2 (Red Hat Linux)) id 1x6VPi-00000007HuP-0YLv; Tue, 15 Sep 2026 15:49:42 +0000 Received: from tor.source.kernel.org ([2600:3c04:e001:324:0:1991:8:25]) by bombadil.infradead.org with esmtps (Exim 4.99.1 #2 (Red Hat Linux)) id 1x6VPR-00000007HjG-2fve for linux-phy@lists.infradead.org; Tue, 15 Sep 2026 15:49:25 +0000 Received: from smtp.kernel.org (quasi.space.kernel.org [100.103.45.18]) by tor.source.kernel.org (Postfix) with ESMTP id DAE5B600C8; Tue, 15 Sep 2026 15:49:24 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id E31541F0089A; Tue, 15 Sep 2026 15:49:23 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=kernel.org; s=k20260515; t=1789487364; bh=SA+7bRI595a3ViWr6Td9MxNP+tY0TlfoBqentn1PFLo=; h=From:Subject:Reply-To:To:Cc:In-Reply-To:References:Date; b=LSJyUtuHSoxWojvjuDPhhAOVBumL63hzKaIuYHDqHQu9ARLjMg8LgCCoWc9C9f3ly /YsbAhlNJBUYr8grHPsChDWn6cEnnkqNhcqGvRfTfD1+/q6yPTCVbaqp2YWJVbhMC8 U/qKZEUvswRkSFRH913oNg3IdX3DnMW2pfFSBYgzQ9clIk7R5jvtyXmXJqZ0wjVMbT iY7eM11eYv61YltZA1R+gg5NPhwr3KWqhOtGu1gdjSpYLnuKTHcajgJEgLEVr3AyQU QKhzd/tspADGk9b4dhX2onVzC4+/SMN92bZ7DSOSzWOCpUChEdet+T2ti1sfTCEQI8 oYsazSlCi4MRA== From: sashiko-bot@kernel.org Subject: Re: [PATCH v4 19/20] riscv: dts: starfive: jh7110: Update DT for display subsystem To: "Michal Wilczynski" Cc: linux-clk@vger.kernel.org, neil.armstrong@linaro.org, olteanv@gmail.com, linux-phy@lists.infradead.org, dri-devel@lists.freedesktop.org, robh@kernel.org, devicetree@vger.kernel.org, conor+dt@kernel.org, mfd@lists.linux.dev, vkoul@kernel.org, lee@kernel.org In-Reply-To: <20260915-jh7110-clean-send-v4-19-f0e4fd6f2cc8@samsung.com> References: <20260915-jh7110-clean-send-v4-0-f0e4fd6f2cc8@samsung.com> <20260915-jh7110-clean-send-v4-19-f0e4fd6f2cc8@samsung.com> Date: Tue, 15 Sep 2026 15:49:23 +0000 Message-Id: <20260915154923.E31541F0089A@smtp.kernel.org> X-BeenThere: linux-phy@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: Linux Phy Mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Reply-To: sashiko-reviews@lists.linux.dev MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-phy" Errors-To: linux-phy-bounces+linux-phy=archiver.kernel.org@lists.infradead.org VGhhbmsgeW91IGZvciB5b3VyIGNvbnRyaWJ1dGlvbiEgU2FzaGlrbyBBSSByZXZpZXcgZm91bmQg MyBwb3RlbnRpYWwgaXNzdWUocykgdG8gY29uc2lkZXI6Ci0gW0hpZ2hdIGR0czogQ01BIGFsbG9j YXRpb24gZmFpbHVyZSBvbiAxR0IgYm9hcmRzCi0gW01lZGl1bV0gZHRzOiBtaXNzaW5nICdzdGF0 dXMgPSAiZGlzYWJsZWQiJyBpbiBTb0MgRFRTSSBmb3IgZGlzcGxheSBJUHMKLSBbTG93XSBkdHM6 IHJlZHVuZGFudCByZWcgcHJvcGVydHkgb24gZGlzcGxheS1zdWJzeXN0ZW0gYnVzIG5vZGUKLS0K CmNvbW1pdCBkOWZiYjkzZDc5NjRkYTBlYzllNDgzNTYwMzBiYzQ1OTA1MGYzMjE4CkF1dGhvcjog TWljaGFsIFdpbGN6eW5za2kgPG0ud2lsY3p5bnNraUBzYW1zdW5nLmNvbT4KCnJpc2N2OiBkdHM6 IHN0YXJmaXZlOiBqaDcxMTA6IFVwZGF0ZSBEVCBmb3IgZGlzcGxheSBzdWJzeXN0ZW0KClRoaXMg Y29tbWl0IGFjdGl2YXRlcyB0aGUgZGlzcGxheSBzdWJzeXN0ZW0gb24gdGhlIEpINzExMCBTb0Mg YnkgZGVzY3JpYmluZwp0aGUgdmlkZW8gb3V0cHV0IHN1YnN5c3RlbSwgSERNSSBibG9jaywgYW5k IHZvdXRjcmcgaW4gdGhlIGRldmljZSB0cmVlLiBJdApyZXN0cnVjdHVyZXMgdGhlIEhETUkgbm9k ZSBpbnRvIGEgY29udGFpbmVyIHdpdGggcGh5IGFuZCBjb250cm9sbGVyIGNoaWxkcmVuCnRvIGJy ZWFrIGEgY2lyY3VsYXIgY2xvY2sgZGVwZW5kZW5jeS4gQWRkaXRpb25hbGx5LCB0aGUgQ01BIHBv b2wgaXMgZXhwYW5kZWQKYW5kIGNvbnN0cmFpbmVkIHRvIG1lbW9yeSBhZGRyZXNzYWJsZSBieSB0 aGUgZGlzcGxheSBjb250cm9sbGVyLgoKPiBkaWZmIC0tZ2l0IGEvYXJjaC9yaXNjdi9ib290L2R0 cy9zdGFyZml2ZS9qaDcxMTAtY29tbW9uLmR0c2kgYi9hcmNoL3Jpc2N2L2Jvb3QvZHRzL3N0YXJm aXZlL2poNzExMC1jb21tb24uZHRzaQo+IGluZGV4IGE3YTFjMDlhMmM5MDcuLmE0YzNkYWY3MTJh NjMgMTAwNjQ0Cj4gLS0tIGEvYXJjaC9yaXNjdi9ib290L2R0cy9zdGFyZml2ZS9qaDcxMTAtY29t bW9uLmR0c2kKPiArKysgYi9hcmNoL3Jpc2N2L2Jvb3QvZHRzL3N0YXJmaXZlL2poNzExMC1jb21t b24uZHRzaQo+IEBAIC0zMyw2ICszMywyNyBAQCBtZW1vcnlANDAwMDAwMDAgewo+ICAJCWJvb3Rw aC1wcmUtcmFtOwo+ICAJfTsKPiAgCj4gKwlyZXNlcnZlZC1tZW1vcnkgewo+ICsJCSNhZGRyZXNz LWNlbGxzID0gPDI+Owo+ICsJCSNzaXplLWNlbGxzID0gPDI+Owo+ICsJCXJhbmdlczsKPiArCj4g KwkJLyoKPiArCQkgKiBUaGUgZGlzcGxheSBjb250cm9sbGVyIGFsbG9jYXRlcyBpdHMgZnJhbWVi dWZmZXJzIGZyb20gQ01BLAo+ICsJCSAqIGFuZCB0aGUgZGVmYXVsdCBwb29sIGlzIHRvbyBzbWFs bCBmb3IgdGhlbS4gS2VlcCB0aGUgcG9vbAo+ICsJCSAqIGluc2lkZSB0aGUgcmFuZ2UgdGhlIGNv bnRyb2xsZXIgY2FuIGFkZHJlc3M7IGl0IGZpdHMgaW4gdGhlCj4gKwkJICogbWVtb3J5IGV2ZXJ5 IFZpc2lvbkZpdmUgMiB2YXJpYW50IGhhcy4KPiArCQkgKi8KPiArCQlsaW51eCxjbWEgewo+ICsJ CQljb21wYXRpYmxlID0gInNoYXJlZC1kbWEtcG9vbCI7Cj4gKwkJCXJldXNhYmxlOwo+ICsJCQlz aXplID0gPDB4MCAweDIwMDAwMDAwPjsKPiArCQkJYWxpZ25tZW50ID0gPDB4MCAweDEwMDA+Owo+ ICsJCQlhbGxvYy1yYW5nZXMgPSA8MHgwIDB4NzAwMDAwMDAgMHgwIDB4MjAwMDAwMDA+OwoKW1Nl dmVyaXR5OiBIaWdoXQpXaWxsIHRoaXMgdW5jb25kaXRpb25hbGx5IGZhaWwgdG8gYWxsb2NhdGUg dGhlIENNQSBwb29sIG9uIDFHQiBib2FyZHM/CgpPbiBib2FyZHMgbGlrZSB0aGUgMUdCIE1pbGst ViBNYXJzLCBwaHlzaWNhbCBSQU0gc3RhcnRzIGF0IDB4NDAwMDAwMDAgYW5kIAplbmRzIGF0IDB4 ODAwMDAwMDAuIFdpdGggYWxsb2MtcmFuZ2VzIHN0YXJ0aW5nIGF0IDB4NzAwMDAwMDAsIHRoZXJl IGlzIG9ubHkKMjU2TUIgb2YgcGh5c2ljYWwgbWVtb3J5IGF2YWlsYWJsZSB3aXRoaW4gdGhlIHJl cXVlc3RlZCBib3VuZHMsIG1ha2luZyBhCjUxMk1CIGFsbG9jYXRpb24gbWF0aGVtYXRpY2FsbHkg aW1wb3NzaWJsZS4KCj4gKwkJCWxpbnV4LGNtYS1kZWZhdWx0Owo+ICsJCX07Cj4gKwl9Owo+ICsK ClsgLi4uIF0KCj4gZGlmZiAtLWdpdCBhL2FyY2gvcmlzY3YvYm9vdC9kdHMvc3RhcmZpdmUvamg3 MTEwLmR0c2kgYi9hcmNoL3Jpc2N2L2Jvb3QvZHRzL3N0YXJmaXZlL2poNzExMC5kdHNpCj4gaW5k ZXggOWMzZTQ1OTg3NDdlYi4uYmMyNDcwOTYzNTIwZSAxMDA2NDQKPiAtLS0gYS9hcmNoL3Jpc2N2 L2Jvb3QvZHRzL3N0YXJmaXZlL2poNzExMC5kdHNpCj4gKysrIGIvYXJjaC9yaXNjdi9ib290L2R0 cy9zdGFyZml2ZS9qaDcxMTAuZHRzaQoKWyAuLi4gXQoKPiBAQCAtMTE5OSwyMiArMTIwMCw4NCBA QCBjc2lfcGh5OiBwaHlAMTk4MjAwMDAgewo+ICAJCQkjcGh5LWNlbGxzID0gPDA+Owo+ICAJCX07 Cj4gIAo+IC0JCXZvdXRjcmc6IGNsb2NrLWNvbnRyb2xsZXJAMjk1YzAwMDAgewo+IC0JCQljb21w YXRpYmxlID0gInN0YXJmaXZlLGpoNzExMC12b3V0Y3JnIjsKPiAtCQkJcmVnID0gPDB4MCAweDI5 NWMwMDAwIDB4MCAweDEwMDAwPjsKPiAtCQkJY2xvY2tzID0gPCZzeXNjcmcgSkg3MTEwX1NZU0NM S19WT1VUX1NSQz4sCj4gLQkJCQkgPCZzeXNjcmcgSkg3MTEwX1NZU0NMS19WT1VUX1RPUF9BSEI+ LAo+IC0JCQkJIDwmc3lzY3JnIEpINzExMF9TWVNDTEtfVk9VVF9UT1BfQVhJPiwKPiAtCQkJCSA8 JnN5c2NyZyBKSDcxMTBfU1lTQ0xLX1ZPVVRfVE9QX0hETUlUWDBfTUNMSz4sCj4gLQkJCQkgPCZz eXNjcmcgSkg3MTEwX1NZU0NMS19JMlNUWDBfQkNMSz4sCj4gLQkJCQkgPCZoZG1pdHgwX3BpeGVs Y2xrPjsKPiAtCQkJY2xvY2stbmFtZXMgPSAidm91dF9zcmMiLCAidm91dF90b3BfYWhiIiwKPiAt CQkJCSAgICAgICJ2b3V0X3RvcF9heGkiLCAidm91dF90b3BfaGRtaXR4MF9tY2xrIiwKPiAtCQkJ CSAgICAgICJpMnN0eDBfYmNsayIsICJoZG1pdHgwX3BpeGVsY2xrIjsKPiAtCQkJcmVzZXRzID0g PCZzeXNjcmcgSkg3MTEwX1NZU1JTVF9WT1VUX1RPUF9TUkM+Owo+IC0JCQkjY2xvY2stY2VsbHMg PSA8MT47Cj4gLQkJCSNyZXNldC1jZWxscyA9IDwxPjsKPiArCQl2b3V0X3N1YnN5c3RlbTogZGlz cGxheS1zdWJzeXN0ZW1AMjk0MDAwMDAgewo+ICsJCQljb21wYXRpYmxlID0gInN0YXJmaXZlLGpo NzExMC12b3V0LXN1YnN5c3RlbSI7Cj4gKwkJCXJlZyA9IDwweDAgMHgyOTQwMDAwMCAweDAgMHgy MDAwMDA+Owo+ICsJCQlyYW5nZXM7CgpbU2V2ZXJpdHk6IExvd10KSXMgdGhpcyByZWcgcHJvcGVy dHkgcmVkdW5kYW50IG9uIHRoZSBidXMgbm9kZT8KCkl0IGFzc2lnbnMgYSBtZW1vcnkgcmVnaW9u IHRvIGEgYnVzIG5vZGUgdGhhdCBkb2VzIG5vdCBvd24gY29uZmlndXJhdGlvbgpyZWdpc3RlcnMs IHNpbXBseSB0byByZXByZXNlbnQgdGhlIGFnZ3JlZ2F0ZWQgYm91bmRzIG9mIGl0cyBjaGlsZHJl bi4gVGhlCmRjODIwMCBjaGlsZCBjbGFpbXMgdGhlIGV4YWN0IHNhbWUgc3RhcnRpbmcgcGh5c2lj YWwgcmVnaXN0ZXJzLgoKPiArCQkJI2FkZHJlc3MtY2VsbHMgPSA8Mj47Cj4gKwkJCSNzaXplLWNl bGxzID0gPDI+Owo+ICsJCQljbG9ja3MgPSA8JnN5c2NyZyBKSDcxMTBfU1lTQ0xLX05PQ19CVVNf RElTUF9BWEk+Owo+ICsJCQlkbWEtbm9uY29oZXJlbnQ7Cj4gIAkJCXBvd2VyLWRvbWFpbnMgPSA8 JnB3cmMgSkg3MTEwX1BEX1ZPVVQ+Owo+ICsJCQlyZXNldHMgPSA8JnN5c2NyZyBKSDcxMTBfU1lT UlNUX05PQ19CVVNfRElTUF9BWEk+Owo+ICsKPiArCQkJZGM4MjAwOiBkaXNwbGF5QDI5NDAwMDAw IHsKPiArCQkJCWNvbXBhdGlibGUgPSAic3RhcmZpdmUsamg3MTEwLWRjODIwMCIsICJ2ZXJpc2ls aWNvbixkYyI7CgpbU2V2ZXJpdHk6IE1lZGl1bV0KU2hvdWxkIHRoaXMgU29DLWxldmVsIElQIGRl ZmluaXRpb24gaW5jbHVkZSBzdGF0dXMgPSAiZGlzYWJsZWQiPwoKQ3VzdG9tIGJvYXJkcyB0aGF0 IGluY2x1ZGUgamg3MTEwLmR0c2kgYnV0IGRvIG5vdCBpbmNsdWRlIGpoNzExMC1jb21tb24uZHRz aQp3aWxsIGF0dGVtcHQgdG8gcHJvYmUgdGhpcyBJUCBieSBkZWZhdWx0LiBIZWFkbGVzcyBib2Fy ZHMgbGFja2luZyBwaHlzaWNhbApIRE1JIGNvbm5lY3RvcnMgYW5kIG5lY2Vzc2FyeSBib2FyZC1s ZXZlbCBwaW5tdXhpbmcgbWF5IGV4cGVyaWVuY2UgcHJvYmUKZXJyb3JzIG9yIHVud2FudGVkIHJl c291cmNlIGNvbnN1bXB0aW9uLgoKPiArCQkJCXJlZyA9IDwweDAgMHgyOTQwMDAwMCAweDAgMHgy ODAwPjsKPiArCQkJCWNsb2NrcyA9IDwmdm91dGNyZyBKSDcxMTBfVk9VVENMS19EQzgyMDBfQ09S RT4sCj4gKwkJCQkJIDwmdm91dGNyZyBKSDcxMTBfVk9VVENMS19EQzgyMDBfQVhJPiwKClsgLi4u IF0KCj4gKwkJCQlyZXNldHMgPSA8JnZvdXRjcmcgSkg3MTEwX1ZPVVRSU1RfREM4MjAwX0NPUkU+ LAo+ICsJCQkJCSA8JnZvdXRjcmcgSkg3MTEwX1ZPVVRSU1RfREM4MjAwX0FYST4sCj4gKwkJCQkJ IDwmdm91dGNyZyBKSDcxMTBfVk9VVFJTVF9EQzgyMDBfQUhCPjsKPiArCQkJCXJlc2V0LW5hbWVz ID0gImNvcmUiLCAiYXhpIiwgImFoYiI7Cj4gKwkJCX07Cj4gKwo+ICsJCQloZG1pX3N1YnN5c3Rl bTogaGRtaUAyOTU5MDAwMCB7Cj4gKwkJCQljb21wYXRpYmxlID0gInN0YXJmaXZlLGpoNzExMC1o ZG1pLXN1YnN5c3RlbSI7CgpbU2V2ZXJpdHk6IE1lZGl1bV0KU2hvdWxkIHRoZSBoZG1pX3N1YnN5 c3RlbSBJUCBkZWZpbml0aW9uIGFsc28gYmUgZGlzYWJsZWQgYnkgZGVmYXVsdCBhdCB0aGUKU29D IGxldmVsPwoKTGlrZSB0aGUgZGM4MjAwIG5vZGUgYWJvdmUsIGVuYWJsaW5nIHRoaXMgYnkgZGVm YXVsdCBpbiB0aGUgU29DIGRldmljZXRyZWUKbWF5IGNhdXNlIHVuaW50ZW5kZWQgcHJvYmUgYXR0 ZW1wdHMgb24gYm9hcmRzIHRoYXQgZG8gbm90IHV0aWxpemUgdGhlIGRpc3BsYXkKc3Vic3lzdGVt LgoKPiArCQkJCXJlZyA9IDwweDAgMHgyOTU5MDAwMCAweDAgMHg0MDAwPjsKPiArCj4gKwkJCQlo ZG1pX2NvbnRyb2xsZXI6IGNvbnRyb2xsZXIgewoKWyAuLi4gXQoKLS0gClNhc2hpa28gQUkgcmV2 aWV3IMK3IGh0dHBzOi8vc2FzaGlrby5kZXYvIy9wYXRjaHNldC8yMDI2MDkxNS1qaDcxMTAtY2xl YW4tc2VuZC12NC0wLWYwZTRmZDZmMmNjOEBzYW1zdW5nLmNvbT9wYXJ0PTE5CgotLSAKbGludXgt cGh5IG1haWxpbmcgbGlzdApsaW51eC1waHlAbGlzdHMuaW5mcmFkZWFkLm9yZwpodHRwczovL2xp c3RzLmluZnJhZGVhZC5vcmcvbWFpbG1hbi9saXN0aW5mby9saW51eC1waHkK From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-alma10-1.taild15c8.ts.net [100.103.45.18]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 403144B3365; Tue, 15 Sep 2026 15:49:24 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=100.103.45.18 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789487368; cv=none; b=kNsnpE7q2OxzwdXkb+uNBddOR8ejJdkGY9gU2M6HolK24pKmLQKhzc2PX+2CfwPsGYB0C2El0N3fioAMQoRQoVxqnXBBza4bdYiRFrm1jaktbdxYvSgPRZWY6Zk8Suo5iQLmFbcwzQAN1BQN+y1FVt3k5EFdgiNk9sABSzylSQ0= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1789487368; c=relaxed/simple; bh=jV0vfpb4bb82XcVYgiErdHXGxVOY4l68aRtOx1WLQUk=; h=From:Subject:To:Cc:In-Reply-To:References:Content-Type:Date: Message-Id; b=uwyNp1M5umQ/ydXpxfkl8i3PPHZuwFfVGaq0GW+Gv/vQO+nPu7Rqjv4VWsBNz1ARFsR9QDicn0ag5xUF6KbiLK8UteV6AWWvjQfy5hA1/hwQNyRmJVif8JhVMALSniZjVbzXbO6mJUXodwJcQSv3RSbqe8EGbSPvUxIhVXrE7Ek= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=LSJyUtuH; arc=none smtp.client-ip=100.103.45.18 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="LSJyUtuH" Received: by smtp.kernel.org (Postfix) with ESMTPSA id E31541F0089A; Tue, 15 Sep 2026 15:49:23 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=kernel.org; s=k20260515; t=1789487364; bh=SA+7bRI595a3ViWr6Td9MxNP+tY0TlfoBqentn1PFLo=; h=From:Subject:Reply-To:To:Cc:In-Reply-To:References:Date; b=LSJyUtuHSoxWojvjuDPhhAOVBumL63hzKaIuYHDqHQu9ARLjMg8LgCCoWc9C9f3ly /YsbAhlNJBUYr8grHPsChDWn6cEnnkqNhcqGvRfTfD1+/q6yPTCVbaqp2YWJVbhMC8 U/qKZEUvswRkSFRH913oNg3IdX3DnMW2pfFSBYgzQ9clIk7R5jvtyXmXJqZ0wjVMbT iY7eM11eYv61YltZA1R+gg5NPhwr3KWqhOtGu1gdjSpYLnuKTHcajgJEgLEVr3AyQU QKhzd/tspADGk9b4dhX2onVzC4+/SMN92bZ7DSOSzWOCpUChEdet+T2ti1sfTCEQI8 oYsazSlCi4MRA== From: sashiko-bot@kernel.org Subject: Re: [PATCH v4 19/20] riscv: dts: starfive: jh7110: Update DT for display subsystem Reply-To: sashiko-reviews@lists.linux.dev To: "Michal Wilczynski" Cc: linux-clk@vger.kernel.org, neil.armstrong@linaro.org, olteanv@gmail.com, linux-phy@lists.infradead.org, dri-devel@lists.freedesktop.org, robh@kernel.org, devicetree@vger.kernel.org, conor+dt@kernel.org, mfd@lists.linux.dev, vkoul@kernel.org, lee@kernel.org In-Reply-To: <20260915-jh7110-clean-send-v4-19-f0e4fd6f2cc8@samsung.com> References: <20260915-jh7110-clean-send-v4-0-f0e4fd6f2cc8@samsung.com> <20260915-jh7110-clean-send-v4-19-f0e4fd6f2cc8@samsung.com> Content-Type: text/plain; charset=utf-8 Content-Transfer-Encoding: quoted-printable Date: Tue, 15 Sep 2026 15:49:23 +0000 Message-Id: <20260915154923.E31541F0089A@smtp.kernel.org> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Thank you for your contribution! Sashiko AI review found 3 potential issue(= s) to consider: - [High] dts: CMA allocation failure on 1GB boards - [Medium] dts: missing 'status =3D "disabled"' in SoC DTSI for display IPs - [Low] dts: redundant reg property on display-subsystem bus node -- commit d9fbb93d7964da0ec9e48356030bc459050f3218 Author: Michal Wilczynski riscv: dts: starfive: jh7110: Update DT for display subsystem This commit activates the display subsystem on the JH7110 SoC by describing the video output subsystem, HDMI block, and voutcrg in the device tree. It restructures the HDMI node into a container with phy and controller children to break a circular clock dependency. Additionally, the CMA pool is expanded and constrained to memory addressable by the display controller. > diff --git a/arch/riscv/boot/dts/starfive/jh7110-common.dtsi b/arch/riscv= /boot/dts/starfive/jh7110-common.dtsi > index a7a1c09a2c907..a4c3daf712a63 100644 > --- a/arch/riscv/boot/dts/starfive/jh7110-common.dtsi > +++ b/arch/riscv/boot/dts/starfive/jh7110-common.dtsi > @@ -33,6 +33,27 @@ memory@40000000 { > bootph-pre-ram; > }; > =20 > + reserved-memory { > + #address-cells =3D <2>; > + #size-cells =3D <2>; > + ranges; > + > + /* > + * The display controller allocates its framebuffers from CMA, > + * and the default pool is too small for them. Keep the pool > + * inside the range the controller can address; it fits in the > + * memory every VisionFive 2 variant has. > + */ > + linux,cma { > + compatible =3D "shared-dma-pool"; > + reusable; > + size =3D <0x0 0x20000000>; > + alignment =3D <0x0 0x1000>; > + alloc-ranges =3D <0x0 0x70000000 0x0 0x20000000>; [Severity: High] Will this unconditionally fail to allocate the CMA pool on 1GB boards? On boards like the 1GB Milk-V Mars, physical RAM starts at 0x40000000 and=20 ends at 0x80000000. With alloc-ranges starting at 0x70000000, there is only 256MB of physical memory available within the requested bounds, making a 512MB allocation mathematically impossible. > + linux,cma-default; > + }; > + }; > + [ ... ] > diff --git a/arch/riscv/boot/dts/starfive/jh7110.dtsi b/arch/riscv/boot/d= ts/starfive/jh7110.dtsi > index 9c3e4598747eb..bc2470963520e 100644 > --- a/arch/riscv/boot/dts/starfive/jh7110.dtsi > +++ b/arch/riscv/boot/dts/starfive/jh7110.dtsi [ ... ] > @@ -1199,22 +1200,84 @@ csi_phy: phy@19820000 { > #phy-cells =3D <0>; > }; > =20 > - voutcrg: clock-controller@295c0000 { > - compatible =3D "starfive,jh7110-voutcrg"; > - reg =3D <0x0 0x295c0000 0x0 0x10000>; > - clocks =3D <&syscrg JH7110_SYSCLK_VOUT_SRC>, > - <&syscrg JH7110_SYSCLK_VOUT_TOP_AHB>, > - <&syscrg JH7110_SYSCLK_VOUT_TOP_AXI>, > - <&syscrg JH7110_SYSCLK_VOUT_TOP_HDMITX0_MCLK>, > - <&syscrg JH7110_SYSCLK_I2STX0_BCLK>, > - <&hdmitx0_pixelclk>; > - clock-names =3D "vout_src", "vout_top_ahb", > - "vout_top_axi", "vout_top_hdmitx0_mclk", > - "i2stx0_bclk", "hdmitx0_pixelclk"; > - resets =3D <&syscrg JH7110_SYSRST_VOUT_TOP_SRC>; > - #clock-cells =3D <1>; > - #reset-cells =3D <1>; > + vout_subsystem: display-subsystem@29400000 { > + compatible =3D "starfive,jh7110-vout-subsystem"; > + reg =3D <0x0 0x29400000 0x0 0x200000>; > + ranges; [Severity: Low] Is this reg property redundant on the bus node? It assigns a memory region to a bus node that does not own configuration registers, simply to represent the aggregated bounds of its children. The dc8200 child claims the exact same starting physical registers. > + #address-cells =3D <2>; > + #size-cells =3D <2>; > + clocks =3D <&syscrg JH7110_SYSCLK_NOC_BUS_DISP_AXI>; > + dma-noncoherent; > power-domains =3D <&pwrc JH7110_PD_VOUT>; > + resets =3D <&syscrg JH7110_SYSRST_NOC_BUS_DISP_AXI>; > + > + dc8200: display@29400000 { > + compatible =3D "starfive,jh7110-dc8200", "verisilicon,dc"; [Severity: Medium] Should this SoC-level IP definition include status =3D "disabled"? Custom boards that include jh7110.dtsi but do not include jh7110-common.dtsi will attempt to probe this IP by default. Headless boards lacking physical HDMI connectors and necessary board-level pinmuxing may experience probe errors or unwanted resource consumption. > + reg =3D <0x0 0x29400000 0x0 0x2800>; > + clocks =3D <&voutcrg JH7110_VOUTCLK_DC8200_CORE>, > + <&voutcrg JH7110_VOUTCLK_DC8200_AXI>, [ ... ] > + resets =3D <&voutcrg JH7110_VOUTRST_DC8200_CORE>, > + <&voutcrg JH7110_VOUTRST_DC8200_AXI>, > + <&voutcrg JH7110_VOUTRST_DC8200_AHB>; > + reset-names =3D "core", "axi", "ahb"; > + }; > + > + hdmi_subsystem: hdmi@29590000 { > + compatible =3D "starfive,jh7110-hdmi-subsystem"; [Severity: Medium] Should the hdmi_subsystem IP definition also be disabled by default at the SoC level? Like the dc8200 node above, enabling this by default in the SoC devicetree may cause unintended probe attempts on boards that do not utilize the displ= ay subsystem. > + reg =3D <0x0 0x29590000 0x0 0x4000>; > + > + hdmi_controller: controller { [ ... ] --=20 Sashiko AI review =C2=B7 https://sashiko.dev/#/patchset/20260915-jh7110-cle= an-send-v4-0-f0e4fd6f2cc8@samsung.com?part=3D19