From: sashiko-bot@kernel.org
To: "Stefano Radaelli" <stefano.radaelli21@gmail.com>
Cc: conor+dt@kernel.org, robh@kernel.org, Frank.Li@kernel.org,
imx@lists.linux.dev, devicetree@vger.kernel.org
Subject: Re: [PATCH v2 2/3] arm64: dts: imx8mm-var-dart: add TPM support
Date: Thu, 17 Sep 2026 15:50:33 +0000 [thread overview]
Message-ID: <20260917155033.C43521F00899@smtp.kernel.org> (raw)
In-Reply-To: <57aacae2f4f57e877ba32d8082915d6d6bcd3803.1789659585.git.stefano.r@variscite.com>
Thank you for your contribution! Sashiko AI review found 1 potential issue(s) to consider:
- [Low] dts: incorrect reset-gpios polarity contradicts hardware description
--
commit 3fe00f46f78811d6ed3d86dcccba4b6f6cd29139
Author: Stefano Radaelli <stefano.r@variscite.com>
arm64: dts: imx8mm-var-dart: add TPM support
This commit adds device tree support for the TPM module available on the
Variscite DART-MX8M-MINI SOM.
> diff --git a/arch/arm64/boot/dts/freescale/imx8mm-var-dart.dtsi b/arch/arm64/boot/dts/freescale/imx8mm-var-dart.dtsi
> index c7a9eb23e5e88..953950e55bf99 100644
> --- a/arch/arm64/boot/dts/freescale/imx8mm-var-dart.dtsi
> +++ b/arch/arm64/boot/dts/freescale/imx8mm-var-dart.dtsi
> @@ -138,6 +138,16 @@ &i2c1 {
> sda-gpios = <&gpio5 15 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
> status = "okay";
>
> + st33ktpm2xi2c_som: tpm@2e {
> + compatible = "st,st33ktpm2xi2c", "tcg,tpm-tis-i2c";
> + reg = <0x2e>;
> + pinctrl-names = "default";
> + pinctrl-0 = <&pinctrl_tpm_reset>;
> + label = "tpm";
> + /* active-low TPM reset line. */
> + reset-gpios = <&gpio4 31 GPIO_ACTIVE_HIGH>;
[Severity: Low]
Does the device tree polarity match the actual hardware description here? The
GPIO_ACTIVE_HIGH flag directly contradicts the inline comment that the
physical line is active-low. Standard device tree practice requires the
logical flag to match the physical active state (GPIO_ACTIVE_LOW).
If this property is parsed by a bootloader (like U-Boot) or a future Linux
driver update, wouldn't the reset line be driven to the wrong polarity (high
for reset, low for de-assert), potentially holding the TPM in reset and
breaking device initialization?
--
Sashiko AI review · https://sashiko.dev/#/patchset/cover.1789659585.git.stefano.r@variscite.com?part=2
next prev parent reply other threads:[~2026-09-17 15:50 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-09-17 15:41 [PATCH v2 0/3] arm64: dts: imx8mm-var-dart: update SoM support Stefano Radaelli
2026-09-17 15:41 ` [PATCH v2 1/3] arm64: dts: imx8mm-var-dart: configure SAI3 synchronous RX mode Stefano Radaelli
2026-09-17 15:41 ` [PATCH v2 2/3] arm64: dts: imx8mm-var-dart: add TPM support Stefano Radaelli
2026-09-17 15:50 ` sashiko-bot [this message]
2026-09-17 18:51 ` Frank Li
2026-09-17 19:14 ` Stefano Radaelli
2026-09-17 19:52 ` Frank Li
2026-09-17 15:41 ` [PATCH v2 3/3] arm64: dts: imx8mm-var-dart: increase PHY reset deassert delay Stefano Radaelli
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20260917155033.C43521F00899@smtp.kernel.org \
--to=sashiko-bot@kernel.org \
--cc=Frank.Li@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=imx@lists.linux.dev \
--cc=robh@kernel.org \
--cc=sashiko-reviews@lists.linux.dev \
--cc=stefano.radaelli21@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.