From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from smtp.kernel.org (aws-us-west-2-korg-mail-alma10-1.taild15c8.ts.net [100.103.45.18]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D1AA149BD6A; Wed, 23 Sep 2026 11:27:01 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=100.103.45.18 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1790162826; cv=none; b=tyHkeqhhcbLddEVlWYxKRDqaT9rH4Z+Jhnk9rXxHEU3ypjd7MS/q4Tg9dTYc3mJ+SmS7UOuLng3XqdIFNTNIz4S1j2JGKalSG4aWGehmjCP+u/aMcQ6gvrcELz07okANN7qjneBnlFMs1BSU8AnzdDvrVa2xFN/pKWS5/8uPY6k= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1790162826; c=relaxed/simple; bh=06ukY6DI+yCW2nbj3H003UgQahYCNCHfp2zSXTeQO8c=; h=From:Subject:To:Cc:In-Reply-To:References:Content-Type:Date: Message-Id; b=aF2unEoOp4PtDk2o5+kw5l72LdhmuU64StfB74ZQjLdl2y9oYgW/rlocXIIrQ2nGbcT7W7UG6fVOkxmQCJHwMiqIw+ruyTAMsC/HvwSquwDYP6Ykg3uKc362XS9wiaPMRoEJuFuzqz2WYy5M167pn0FY/KhHNLvX7AjPgErPQ+4= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=aODYLeHQ; arc=none smtp.client-ip=100.103.45.18 Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="aODYLeHQ" Received: by smtp.kernel.org (Postfix) with ESMTPSA id 8A02B1F000FF; Wed, 23 Sep 2026 11:26:59 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=kernel.org; s=k20260515; t=1790162819; bh=+LxFcEd5n3YmVBBGdksS9bGfa7jabHQS4QFMq1GBl8k=; h=From:Subject:Reply-To:To:Cc:In-Reply-To:References:Date; b=aODYLeHQPOE4FLgiTUWOVnDHIHXTOXfQlXCv8lAEEiFiv1gmWn9u5c1Q1TiTGloTO Fs9lwCWCsc7J34GIdKTe3C2WlkWDaXP8/HRYYLmNhVwp8KvHJwz2i6cEY6lvrOoCMS cK0RmhqhADpHb9tfHfNZ5AeI2HYGPxrBDwheUlh1NNUAdA+IPJeTZt2kmKJbuyDyw3 fb8YIWJFqxxTufgbXjbMYoKV06FModuiOO6imVDOWLAr52oCVMAPdYeAJl14qJTen+ sZmFsVtTTQtzzE0A3q3kPDlxnj4YwX3cgOd9TSyY+dkuPZgRrTG4Z2gW0N8UTh1yuL n7ZtECcfJD3+w== From: sashiko-bot@kernel.org Subject: Re: [PATCH RFC 3/3] clk: meson: t7: Model PLL pre-divider as a divider clock Reply-To: sashiko-reviews@lists.linux.dev To: "Jian Hu" Cc: conor+dt@kernel.org, devicetree@vger.kernel.org, linux-amlogic@lists.infradead.org, linux-clk@vger.kernel.org, robh@kernel.org, neil.armstrong@linaro.org In-Reply-To: <20260923-meson_refactor_n-v1-3-3a8ce27121a2@amlogic.com> References: <20260923-meson_refactor_n-v1-0-3a8ce27121a2@amlogic.com> <20260923-meson_refactor_n-v1-3-3a8ce27121a2@amlogic.com> Content-Type: text/plain; charset=utf-8 Content-Transfer-Encoding: quoted-printable Date: Wed, 23 Sep 2026 11:26:59 +0000 Message-Id: <20260923112659.8A02B1F000FF@smtp.kernel.org> Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: Thank you for your contribution! Sashiko AI review found 2 potential issue(= s) to consider: - [High] clk: meson: t7: PLL pre-dividers permanently stuck at 0 due to mis= sing CLK_SET_RATE_PARENT - [Low] clk: meson: build failure in drivers after struct meson_clk_pll_dat= a change -- commit 03f0a62ef49427b4fecb0de15b51e80cb45be623 Author: Jian Hu clk: meson: t7: Model PLL pre-divider as a divider clock This commit replaces the dedicated PLL pre-divider with a standalone divider clock in the Meson T7 clock driver. The PLL DCO clocks are=20 updated to take the new pre-divider clock as their parent instead of=20 the input clock directly. > diff --git a/drivers/clk/meson/t7-pll.c b/drivers/clk/meson/t7-pll.c > index 0a622f45fa368..049f0c879c458 100644 > --- a/drivers/clk/meson/t7-pll.c > +++ b/drivers/clk/meson/t7-pll.c > @@ -71,6 +71,34 @@ > #define MCLK_PLL_CNTL4 0x10 > #define MCLK_PLL_STS 0x14 > =20 > +static const struct clk_div_table t7_prediv_div_table[] =3D { > + { .val =3D 1, .div =3D 1 }, > + { /* sentinel */ } > +}; > + > +static struct clk_regmap t7_gp0_prediv =3D { > + .data =3D &(struct clk_regmap_div_data){ > + .offset =3D GP0PLL_CTRL0, > + .shift =3D 10, > + .width =3D 5, > + .table =3D t7_prediv_div_table, > + /* > + * The hardware reset value is 0. Allow it during clock registration > + * to avoid a warning from the common divider code. > + * set_rate() will program the valid divider value (1). > + */ > + .flags =3D CLK_DIVIDER_ALLOW_ZERO, [ ... ] > @@ -97,11 +125,6 @@ static struct clk_regmap t7_gp0_pll_dco =3D { > .shift =3D 0, > .width =3D 8, > }, > - .n =3D { > - .reg_off =3D GP0PLL_CTRL0, > - .shift =3D 10, > - .width =3D 5, > - }, [Severity: Low] When removing the .n parameter initialization here (and presumably from struct meson_clk_pll_data in a prerequisite commit), does this patch series also update other Meson drivers like drivers/clk/meson/gxbb.c and drivers/clk/meson/axg.c?=20 Looking at other drivers in the tree, they appear to still statically initialize .n in their declarations: drivers/clk/meson/gxbb.c:gxbb_fixed_pll_dco() { ... .n =3D { .reg_off =3D HHI_MPLL_CNTL, .shift =3D 9, .width =3D 5, }, ... } Will leaving these initializations in place cause a build failure with a 'has no member' error for those drivers? > .l =3D { > .reg_off =3D GP0PLL_STS, > .shift =3D 31, > @@ -119,8 +142,8 @@ static struct clk_regmap t7_gp0_pll_dco =3D { > .hw.init =3D &(struct clk_init_data){ > .name =3D "gp0_pll_dco", > .ops =3D &meson_clk_pll_ops, > - .parent_data =3D &(const struct clk_parent_data) { > - .fw_name =3D "in0", > + .parent_hws =3D (const struct clk_hw *[]) { > + &t7_gp0_prediv.hw > }, > .num_parents =3D 1, > }, [Severity: High] Since the pre-divider relies on .set_rate() to correct the invalid hardware reset value of 0, will the common clock framework ever actually call .set_rate() on the pre-divider? Without adding the CLK_SET_RATE_PARENT flag here on the DCO clock (t7_gp0_pll_dco), rate requests to the DCO won't propagate up to the pre-divider. Could this leave the pre-divider stuck at the invalid 0 state and permanently prevent the PLL from functioning? --=20 Sashiko AI review =C2=B7 https://sashiko.dev/#/patchset/20260923-meson_refa= ctor_n-v1-0-3a8ce27121a2@amlogic.com?part=3D3 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id A09EEC982EA for ; Wed, 23 Sep 2026 11:27:06 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:MIME-Version:Reply-To:List-Subscribe: List-Help:List-Post:List-Archive:List-Unsubscribe:List-Id:Message-Id:Date: References:In-Reply-To:Cc:To:Subject:From:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=UbLfczkqcqtfqzT8vWQ7IfyavAJooHBctvQru2OApwQ=; b=zKcR+Kdhl2UUQp CsjTz/RVwG3tyvLz591mF/Mi3RbERGKCDKfY4lPMCgAmQN2A5qIMTslsKVzA5dGanIzYGyFjLVidX meobIKPmsod6lUIaQYYUjgju93/DkHaADK1VE4RvMTzxNiNAPwob+tABwZIwKW/KDHC5/hOPIAeDi r5LO/XfY251Kne2tIrQUzgAM1fgxkt1ggXc0SaU+sFk2B4ZehuQX3rMMo7VJMLZuL5qTfhuGaiyuM AlnWmSatwlqANQw/ZxelulBJyhZMNBDEgbuIwSDEZOc1Pn3GjB0OxCFcC3KY9YI0nbFwanEnxv2Gq F3ZwuDtgq0Y5YlVprVKQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.99.1 #2 (Red Hat Linux)) id 1x9L7v-0000000849q-1woV; Wed, 23 Sep 2026 11:27:03 +0000 Received: from tor.source.kernel.org ([2600:3c04:e001:324:0:1991:8:25]) by bombadil.infradead.org with esmtps (Exim 4.99.1 #2 (Red Hat Linux)) id 1x9L7s-0000000848w-3zql for linux-amlogic@lists.infradead.org; Wed, 23 Sep 2026 11:27:01 +0000 Received: from smtp.kernel.org (quasi.space.kernel.org [100.103.45.18]) by tor.source.kernel.org (Postfix) with ESMTP id 1F3EA600AA; Wed, 23 Sep 2026 11:27:00 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 8A02B1F000FF; Wed, 23 Sep 2026 11:26:59 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=kernel.org; s=k20260515; t=1790162819; bh=+LxFcEd5n3YmVBBGdksS9bGfa7jabHQS4QFMq1GBl8k=; h=From:Subject:Reply-To:To:Cc:In-Reply-To:References:Date; b=aODYLeHQPOE4FLgiTUWOVnDHIHXTOXfQlXCv8lAEEiFiv1gmWn9u5c1Q1TiTGloTO Fs9lwCWCsc7J34GIdKTe3C2WlkWDaXP8/HRYYLmNhVwp8KvHJwz2i6cEY6lvrOoCMS cK0RmhqhADpHb9tfHfNZ5AeI2HYGPxrBDwheUlh1NNUAdA+IPJeTZt2kmKJbuyDyw3 fb8YIWJFqxxTufgbXjbMYoKV06FModuiOO6imVDOWLAr52oCVMAPdYeAJl14qJTen+ sZmFsVtTTQtzzE0A3q3kPDlxnj4YwX3cgOd9TSyY+dkuPZgRrTG4Z2gW0N8UTh1yuL n7ZtECcfJD3+w== From: sashiko-bot@kernel.org Subject: Re: [PATCH RFC 3/3] clk: meson: t7: Model PLL pre-divider as a divider clock To: "Jian Hu" Cc: conor+dt@kernel.org, devicetree@vger.kernel.org, linux-amlogic@lists.infradead.org, linux-clk@vger.kernel.org, robh@kernel.org, neil.armstrong@linaro.org In-Reply-To: <20260923-meson_refactor_n-v1-3-3a8ce27121a2@amlogic.com> References: <20260923-meson_refactor_n-v1-0-3a8ce27121a2@amlogic.com> <20260923-meson_refactor_n-v1-3-3a8ce27121a2@amlogic.com> Date: Wed, 23 Sep 2026 11:26:59 +0000 Message-Id: <20260923112659.8A02B1F000FF@smtp.kernel.org> X-BeenThere: linux-amlogic@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Reply-To: sashiko-reviews@lists.linux.dev MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-amlogic" Errors-To: linux-amlogic-bounces+linux-amlogic=archiver.kernel.org@lists.infradead.org VGhhbmsgeW91IGZvciB5b3VyIGNvbnRyaWJ1dGlvbiEgU2FzaGlrbyBBSSByZXZpZXcgZm91bmQg MiBwb3RlbnRpYWwgaXNzdWUocykgdG8gY29uc2lkZXI6Ci0gW0hpZ2hdIGNsazogbWVzb246IHQ3 OiBQTEwgcHJlLWRpdmlkZXJzIHBlcm1hbmVudGx5IHN0dWNrIGF0IDAgZHVlIHRvIG1pc3Npbmcg Q0xLX1NFVF9SQVRFX1BBUkVOVAotIFtMb3ddIGNsazogbWVzb246IGJ1aWxkIGZhaWx1cmUgaW4g ZHJpdmVycyBhZnRlciBzdHJ1Y3QgbWVzb25fY2xrX3BsbF9kYXRhIGNoYW5nZQotLQoKY29tbWl0 IDAzZjBhNjJlZjQ5NDI3YjRmZWNiMGRlMTViNTFlODBjYjQ1YmU2MjMKQXV0aG9yOiBKaWFuIEh1 IDxqaWFuLmh1QGFtbG9naWMuY29tPgoKY2xrOiBtZXNvbjogdDc6IE1vZGVsIFBMTCBwcmUtZGl2 aWRlciBhcyBhIGRpdmlkZXIgY2xvY2sKClRoaXMgY29tbWl0IHJlcGxhY2VzIHRoZSBkZWRpY2F0 ZWQgUExMIHByZS1kaXZpZGVyIHdpdGggYSBzdGFuZGFsb25lCmRpdmlkZXIgY2xvY2sgaW4gdGhl IE1lc29uIFQ3IGNsb2NrIGRyaXZlci4gVGhlIFBMTCBEQ08gY2xvY2tzIGFyZSAKdXBkYXRlZCB0 byB0YWtlIHRoZSBuZXcgcHJlLWRpdmlkZXIgY2xvY2sgYXMgdGhlaXIgcGFyZW50IGluc3RlYWQg b2YgCnRoZSBpbnB1dCBjbG9jayBkaXJlY3RseS4KCj4gZGlmZiAtLWdpdCBhL2RyaXZlcnMvY2xr L21lc29uL3Q3LXBsbC5jIGIvZHJpdmVycy9jbGsvbWVzb24vdDctcGxsLmMKPiBpbmRleCAwYTYy MmY0NWZhMzY4Li4wNDlmMGM4NzljNDU4IDEwMDY0NAo+IC0tLSBhL2RyaXZlcnMvY2xrL21lc29u L3Q3LXBsbC5jCj4gKysrIGIvZHJpdmVycy9jbGsvbWVzb24vdDctcGxsLmMKPiBAQCAtNzEsNiAr NzEsMzQgQEAKPiAgI2RlZmluZSBNQ0xLX1BMTF9DTlRMNAkJMHgxMAo+ICAjZGVmaW5lIE1DTEtf UExMX1NUUwkJMHgxNAo+ICAKPiArc3RhdGljIGNvbnN0IHN0cnVjdCBjbGtfZGl2X3RhYmxlIHQ3 X3ByZWRpdl9kaXZfdGFibGVbXSA9IHsKPiArCXsgLnZhbCA9IDEsIC5kaXYgPSAxIH0sCj4gKwl7 IC8qIHNlbnRpbmVsICovIH0KPiArfTsKPiArCj4gK3N0YXRpYyBzdHJ1Y3QgY2xrX3JlZ21hcCB0 N19ncDBfcHJlZGl2ID0gewo+ICsJLmRhdGEgPSAmKHN0cnVjdCBjbGtfcmVnbWFwX2Rpdl9kYXRh KXsKPiArCQkub2Zmc2V0ID0gR1AwUExMX0NUUkwwLAo+ICsJCS5zaGlmdCA9IDEwLAo+ICsJCS53 aWR0aCA9IDUsCj4gKwkJLnRhYmxlID0gdDdfcHJlZGl2X2Rpdl90YWJsZSwKPiArCQkvKgo+ICsJ CSAqIFRoZSBoYXJkd2FyZSByZXNldCB2YWx1ZSBpcyAwLiBBbGxvdyBpdCBkdXJpbmcgY2xvY2sg cmVnaXN0cmF0aW9uCj4gKwkJICogdG8gYXZvaWQgYSB3YXJuaW5nIGZyb20gdGhlIGNvbW1vbiBk aXZpZGVyIGNvZGUuCj4gKwkJICogc2V0X3JhdGUoKSB3aWxsIHByb2dyYW0gdGhlIHZhbGlkIGRp dmlkZXIgdmFsdWUgKDEpLgo+ICsJCSAqLwo+ICsJCS5mbGFncyA9IENMS19ESVZJREVSX0FMTE9X X1pFUk8sCgpbIC4uLiBdCgo+IEBAIC05NywxMSArMTI1LDYgQEAgc3RhdGljIHN0cnVjdCBjbGtf cmVnbWFwIHQ3X2dwMF9wbGxfZGNvID0gewo+ICAJCQkuc2hpZnQgICA9IDAsCj4gIAkJCS53aWR0 aCAgID0gOCwKPiAgCQl9LAo+IC0JCS5uID0gewo+IC0JCQkucmVnX29mZiA9IEdQMFBMTF9DVFJM MCwKPiAtCQkJLnNoaWZ0ICAgPSAxMCwKPiAtCQkJLndpZHRoICAgPSA1LAo+IC0JCX0sCgpbU2V2 ZXJpdHk6IExvd10KV2hlbiByZW1vdmluZyB0aGUgLm4gcGFyYW1ldGVyIGluaXRpYWxpemF0aW9u IGhlcmUgKGFuZCBwcmVzdW1hYmx5IGZyb20Kc3RydWN0IG1lc29uX2Nsa19wbGxfZGF0YSBpbiBh IHByZXJlcXVpc2l0ZSBjb21taXQpLCBkb2VzIHRoaXMgcGF0Y2ggc2VyaWVzCmFsc28gdXBkYXRl IG90aGVyIE1lc29uIGRyaXZlcnMgbGlrZSBkcml2ZXJzL2Nsay9tZXNvbi9neGJiLmMgYW5kCmRy aXZlcnMvY2xrL21lc29uL2F4Zy5jPyAKCkxvb2tpbmcgYXQgb3RoZXIgZHJpdmVycyBpbiB0aGUg dHJlZSwgdGhleSBhcHBlYXIgdG8gc3RpbGwgc3RhdGljYWxseQppbml0aWFsaXplIC5uIGluIHRo ZWlyIGRlY2xhcmF0aW9uczoKCmRyaXZlcnMvY2xrL21lc29uL2d4YmIuYzpneGJiX2ZpeGVkX3Bs bF9kY28oKSB7CiAgICAgICAgLi4uCiAgICAgICAgLm4gPSB7CiAgICAgICAgICAgIC5yZWdfb2Zm ID0gSEhJX01QTExfQ05UTCwKICAgICAgICAgICAgLnNoaWZ0ICAgPSA5LAogICAgICAgICAgICAu d2lkdGggICA9IDUsCiAgICAgICAgfSwKICAgICAgICAuLi4KfQoKV2lsbCBsZWF2aW5nIHRoZXNl IGluaXRpYWxpemF0aW9ucyBpbiBwbGFjZSBjYXVzZSBhIGJ1aWxkIGZhaWx1cmUgd2l0aCBhCido YXMgbm8gbWVtYmVyJyBlcnJvciBmb3IgdGhvc2UgZHJpdmVycz8KCj4gIAkJLmwgPSB7Cj4gIAkJ CS5yZWdfb2ZmID0gR1AwUExMX1NUUywKPiAgCQkJLnNoaWZ0ICAgPSAzMSwKPiBAQCAtMTE5LDgg KzE0Miw4IEBAIHN0YXRpYyBzdHJ1Y3QgY2xrX3JlZ21hcCB0N19ncDBfcGxsX2RjbyA9IHsKPiAg CS5ody5pbml0ID0gJihzdHJ1Y3QgY2xrX2luaXRfZGF0YSl7Cj4gIAkJLm5hbWUgPSAiZ3AwX3Bs bF9kY28iLAo+ICAJCS5vcHMgPSAmbWVzb25fY2xrX3BsbF9vcHMsCj4gLQkJLnBhcmVudF9kYXRh ID0gJihjb25zdCBzdHJ1Y3QgY2xrX3BhcmVudF9kYXRhKSB7Cj4gLQkJCS5md19uYW1lID0gImlu MCIsCj4gKwkJLnBhcmVudF9od3MgPSAoY29uc3Qgc3RydWN0IGNsa19odyAqW10pIHsKPiArCQkJ JnQ3X2dwMF9wcmVkaXYuaHcKPiAgCQl9LAo+ICAJCS5udW1fcGFyZW50cyA9IDEsCj4gIAl9LAoK W1NldmVyaXR5OiBIaWdoXQpTaW5jZSB0aGUgcHJlLWRpdmlkZXIgcmVsaWVzIG9uIC5zZXRfcmF0 ZSgpIHRvIGNvcnJlY3QgdGhlIGludmFsaWQKaGFyZHdhcmUgcmVzZXQgdmFsdWUgb2YgMCwgd2ls bCB0aGUgY29tbW9uIGNsb2NrIGZyYW1ld29yayBldmVyIGFjdHVhbGx5CmNhbGwgLnNldF9yYXRl KCkgb24gdGhlIHByZS1kaXZpZGVyPwoKV2l0aG91dCBhZGRpbmcgdGhlIENMS19TRVRfUkFURV9Q QVJFTlQgZmxhZyBoZXJlIG9uIHRoZSBEQ08gY2xvY2sKKHQ3X2dwMF9wbGxfZGNvKSwgcmF0ZSBy ZXF1ZXN0cyB0byB0aGUgRENPIHdvbid0IHByb3BhZ2F0ZSB1cCB0byB0aGUKcHJlLWRpdmlkZXIu IENvdWxkIHRoaXMgbGVhdmUgdGhlIHByZS1kaXZpZGVyIHN0dWNrIGF0IHRoZSBpbnZhbGlkIDAg c3RhdGUKYW5kIHBlcm1hbmVudGx5IHByZXZlbnQgdGhlIFBMTCBmcm9tIGZ1bmN0aW9uaW5nPwoK LS0gClNhc2hpa28gQUkgcmV2aWV3IMK3IGh0dHBzOi8vc2FzaGlrby5kZXYvIy9wYXRjaHNldC8y MDI2MDkyMy1tZXNvbl9yZWZhY3Rvcl9uLXYxLTAtM2E4Y2UyNzEyMWEyQGFtbG9naWMuY29tP3Bh cnQ9MwoKX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX18KbGlu dXgtYW1sb2dpYyBtYWlsaW5nIGxpc3QKbGludXgtYW1sb2dpY0BsaXN0cy5pbmZyYWRlYWQub3Jn Cmh0dHA6Ly9saXN0cy5pbmZyYWRlYWQub3JnL21haWxtYW4vbGlzdGluZm8vbGludXgtYW1sb2dp Ywo=