From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wm2-f12.google.com (mail-wm2-f12.google.com [74.125.225.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id D77BE2D63E5 for ; Sun, 27 Sep 2026 20:51:05 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.225.140 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1790542268; cv=none; b=h9ufjwJMsUgjDoS4fsbOkzYfnkOg9H1NN6PumayClONjxf08VC3IfVsVhu3vKMS6NIuK8gKTTSpuuO3MFtmu36zy48UeerfYovkZXoevNtbccN1jHiw2ccEFqqjegpnKeL3G0UcF1ciDbwWWSSMaOtRTYgT0O+2fgjKO4Fgl2sE= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1790542268; c=relaxed/simple; bh=QvrCBO1Yv1uu9lB4VC3C33kwTXsj8pF49PIlS0v8lsA=; h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References: MIME-Version:Content-Type; b=hFvoSvMVHMyt5tXuLYFrJgA4aiZ2PnVwoAMthHE4kPxLGhehdG2Z2pTbVyIoOM1H5beAR7zYqM7RRe5k+L5WXjwiz15vYqEz6yad144NZqi3oN41UCvZCp1g0uHJmcpapanO3ZryoxURolC0dUaUmOEa7/X3a0bt+ZaVcGPeIVs= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=GdpMKsWw; arc=none smtp.client-ip=74.125.225.140 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="GdpMKsWw" Received: by mail-wm2-f12.google.com with SMTP id 5b1f17b1804b1-49b912d391aso17015455e9.2 for ; Sun, 27 Sep 2026 13:51:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1790542264; x=1791147064; darn=vger.kernel.org; h=content-transfer-encoding:content-type:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from:from:to:cc:subject :date:message-id:reply-to:content-type; bh=kUYGyZPkzisCXjd18YS32E0k2NnfBv/Du6efJgbaS1U=; b=GdpMKsWwoTXEdLD/KME8c7CpTXZnCRueAPj7HXQKiKAx86mhfi6CI/f2KBaAI1rqJR UqMTL5EIFtuf64ODKnD7jVQKDYrHntS3KZ5ASyIcqGLYiX69FWTVRRKn6H+XEw7Zr+uZ xlLF3+fy/CV7WlliaQ3AG/+Ab4ysQpniQaFVYdTczFjT5rehj2Vo20ytXmNg1QCpAtUq 5sZIXdMY+//58owsA4tTSrAqF6mSRnwZJ0KTUdH2frAkRrBzYWBqDYoCHa0oHNzRpwh1 Qv9J15pfen+lDETKVSav4Qvgf8aIFBjPwlphRtazUhOZA1Kjjzsj6s3/HmwV0IEuzkGH DgHg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1790542264; x=1791147064; h=content-transfer-encoding:content-type:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=kUYGyZPkzisCXjd18YS32E0k2NnfBv/Du6efJgbaS1U=; b=SIPehpEQzifVp6qhkaCbAKl74ZeKOLk/QVtH8BR+MFDbftSOVd5+9rifOMjxXWdyhd gUwbfPXGstKQT6JxosWGIcjxHwnm5Nxjy3Y4IlpC0fm9ALQ43n+Cn1Ngz5IeJ1dvebtG pv4lguOjHntUIvFpu07FvdDS+Voz16RvUio5W6p0/jUxNa0BX8AOBnXk6Qmp2P7OU+gE 71OUukv5dnFnq8/VGOLz4vcXhDI9K+WnzY2zXXeN8q8OMxgHOK2S5sLvIAI/fXDDqfWr lUcAX3+eAxZx9H3gDQIhMYxJHe3LE9oxYWeE1FE7FzsUKxGvzt0EMCjp4Kl3k5zjQqfg sBKw== X-Gm-Message-State: AFuF++nVwBkAlFas80Qzw/uB23R331se17SK84xOH1DH55UrzsHBUuNX oKVp7Nv8jskx6M8cvg9ygGzPlOpoSgcEI+Ok/2pvtkMfOUf5FU3nFNio X-Gm-Gg: AYBFou3RJxiLTZuysro8pEEZlZOrDKmtroxH/Sw7VlbNKy0M0TtEgqJZ+F3z976Vnjn AE41beJbIc26uzjj8WjkANe+fAQodmuRXT0re0cyWfxPkvk7K10GZK0IOXUNhCP/ngFRmIdvItq 4JbEfBrGU1nYLNOvfwFrlP/J723vMo1VOnn87EKQ63dbFo1uIJ5iDozPBqlzZP+GiUzXTPklMJ4 ee4NxEKDCmAUS0jWZmmy1xDIez4IaoCcojH2+uir/EqbyovbObZ3nzoyQ77uKXDZwnU3+BOau9z 9+rk06TdPLLM0dl+lqk5OcoY5fOV7Ss7QUy154hUCxgndbcwixmyAPtPJwBTngBWen/lhWmUBym CdLUqe3Dvf6hshZI5ELD1CO7hnHoxQXEPV51Bw5ErkYlouCoaw5qBpZvwCg3R3xrQP9pdsCHLQ+ WcofsYlbfEkMT9Y4al/BEKDws9Evhcf3IpiLVk/RdCjgUpDOyJfP2O7HDCSvuYrzPJO0NgivHu2 4Mfeqs= X-Received: by 2002:a05:600c:4754:b0:49c:c96a:d36b with SMTP id 5b1f17b1804b1-49fe66d1663mr204967735e9.12.1790542263869; Sun, 27 Sep 2026 13:51:03 -0700 (PDT) Received: from strix.doe.home ([197.250.96.148]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4a0018e6ba2sm88613255e9.5.2026.09.27.13.50.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 27 Sep 2026 13:51:03 -0700 (PDT) From: =?UTF-8?q?Stefan=20D=C3=B6singer?= To: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Philipp Zabel , Brian Masney , Vinod Koul , Neil Armstrong , Russell King , Lee Jones , Brian Masney , Jerome Brunet , Manivannan Sadhasivam Cc: linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-phy@lists.infradead.org, mfd@lists.linux.dev, Krzysztof Kozlowski Subject: [PATCH v13 02/13] dt-bindings: clk: zte: Add zx297520v3 matrix clock and reset controller Date: Sun, 27 Sep 2026 23:50:55 +0300 Message-ID: <20260927205055.185366-1-stefandoesinger@gmail.com> X-Mailer: git-send-email 2.55.0 In-Reply-To: <20260927-zx29clk-v13-0-70d8f673386c@gmail.com> References: <20260927-zx29clk-v13-0-70d8f673386c@gmail.com> Precedence: bulk X-Mailing-List: linux-clk@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit This controller contains clocks and resets for high speed devices on the zx297520v3 board and hardware spinlocks that I expect will be necessary to communicate correctly with the LTE DSP firmware blob. I don't know much about the hwlocks yet other than that they exist, so there is no header yet adding meaning to their indices. Presumably that meaning doesn't exist in hardware and is de facto defined by ZTE's firmware blobs running on the rprocs. The zte-zx297520v3-crm driver will instantiate separate MFD children for clocks and resets, which are handled by separate clock and reset drivers. Reviewed-by: Krzysztof Kozlowski Signed-off-by: Stefan Dösinger --- v11->v12: Add RFFE clock. It belongs to the SSC device (ZTE's name, not mine) and together they are used to set up radio hardware. Also add LTE_MODEM clocks: I defined them in the driver in version 10 already but forgot to export them. (No, I don't know what this LTE_MODEM device does. The LTE modem firmware uses it. I found that the pclk gates mmio address space 0xf8000000-0xf8300000 and 0xfc000000-0xfc220000 and that this area is only accessible to M0 and ZSP. v9->v10: Add ZSP PCLK and ZSP bus reset. I don't know the exact difference between the ZSP reset in topcrm+0x13c and the one in matrixcrm+0x3c. Core state vs axi connection is my best guess. Both need to be deasserted for the ZSP to work. Fix order of clock-cells in example code. v8->v9: *) The SDIO controllers and GMAC depend on topcrm's ahb clock for register access / dma operation. Add the input to the binding. v7->v8: *) Start clock indices at 0 *) Fix indentation *) Add a prose note about discovered registers that allow writing CNTVAL. I am not exposing them in any way because for now I see no need to use this functionality. It is possible that the counter resets to 0 during standby, which means someone needs to fix it up using those registers. Nevertheless, no syscon yet for these reasons: I have no idea how CNTVAL behaves during standby. It might be just fine. Standby very likely needs firmware handling running on the Cortex M0, which can restore CNTVAL if necessary. If Linux needs to do it, it can probably be done by the clock or MFD parent driver. Given what I've learned so far I'd rather add syscon later than put it in place without a clear user. Details of how to manipulate CNTVAL will be in the matrix clk driver. *) A non-change in the binding text, but worth mentioning: Register 0x118 contains gates that gate off matrix-synthesized PLL fixed dividers. They reinforce the understanding of the top->matrix interface and the adequacy of the bindings. v6->v7: *) Moved it back to clock/ *) Remove syscon compatible again. I looked into remaining unknown registers and I am convinced that there is no odd misc register left that can't be exposed as a proper subsystem provider. The controls in 0x100 that ZTE's DRAM reading code exercises are auto clock gating controls and the actual mailbox is in a different controller. Unknown registers in 0x120-0x12c are a frequency voting mechanism for the AXI bus clock. The driver will participate in that voting rather than set the frequency via 0x0. If need be it could be exposed as #interconnect-cells, but it won't necessitate "syscon". *) Reduce the number of input clocks to match register controls in topclk's input control that affect matrix and LSP. *) Add DDR mux and gates. Not to change them, but to make sure CCF knows about which PLL is feeding the sysmem memory Changes v5->v6: Add syscon compatible - Conor suggested this after v4 and I forgot it in v5. v4->v5: Move binding to soc/zte Remove topclk from the example Add #hwlock-cells for hw spinlock registers Add more clocks I stumbled into: sram0 and another LTE related device v3->v4: Split matrixclk into its own controller again because syscon/regmap deals poorly with device nodes that have more than one memory region. As a consequence I am passing all PLL outputs generated on Topclk down to Matrixclk. --- .../clock/zte,zx297520v3-matrixcrm.yaml | 98 +++++++++++++++++++ MAINTAINERS | 1 + .../dt-bindings/clock/zte,zx297520v3-clk.h | 45 +++++++++ .../dt-bindings/reset/zte,zx297520v3-reset.h | 13 +++ 4 files changed, 157 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/zte,zx297520v3-matrixcrm.yaml diff --git a/Documentation/devicetree/bindings/clock/zte,zx297520v3-matrixcrm.yaml b/Documentation/devicetree/bindings/clock/zte,zx297520v3-matrixcrm.yaml new file mode 100644 index 000000000000..5e9506db7365 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/zte,zx297520v3-matrixcrm.yaml @@ -0,0 +1,98 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/zte,zx297520v3-matrixcrm.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: ZTE zx297520v3 SoC matrix clock and reset controller + +maintainers: + - Stefan Dösinger + +description: | + This controller contains clock and reset controls for high speed devices on + the zx297520v3 board: The CPU, RAM, SDIO and Ethernet clocks and resets are + found here. This controller requires PLL-generated clocks from Topcrm as well + as the fixed 26 MHz and 32 kHz oscillators found on this board. + + This controller also contains hardware mutex registers for synchronization + with different processors on this board. + + An additional curiosity are registers that allow setting (but not reading) the + ARM architected timer's CNTVAL. This is not exposed in the binding because + there shouldn't be a need to access it. + + All available clocks are defined as preprocessor macros in the + "include/dt-bindings/clock/zte,zx297520v3-clk.h" header. Resets are defined in + the "include/dt-bindings/reset/zte,zx297520v3-reset.h" header. + +properties: + compatible: + const: zte,zx297520v3-matrixcrm + + reg: + maxItems: 1 + + clocks: + items: + - description: 26 MHz external oscillator + - description: 32 kHz external oscillator + - description: AHB clock from topcrm + - description: Main PLL output from topcrm (usually 624 MHz) + - description: Main PLL subdivision factor 5 + - description: Dpll output from topcrm (usually 491.52 MHz) + - description: Gpll output from topcrm (usually 200 MHz) + - description: Gpll subdivision factor 2 + - description: osc26m work clock from topcrm + + clock-names: + items: + - const: osc26m + - const: osc32k + - const: ahb + - const: mpll + - const: mpll-d5 + - const: dpll + - const: gpll + - const: gpll-d2 + - const: wclk-osc26m + + "#clock-cells": + const: 1 + + "#hwlock-cells": + const: 1 + + "#reset-cells": + const: 1 + +required: + - compatible + - reg + - clocks + - clock-names + - "#clock-cells" + - "#hwlock-cells" + - "#reset-cells" + +additionalProperties: false + +examples: + - | + #include + #include + + clock-controller@1306000 { + compatible = "zte,zx297520v3-matrixcrm"; + reg = <0x01306000 0x400>; + #clock-cells = <1>; + clocks = <&osc26m>, <&osc32k>, <&topcrm ZX297520V3_AHB_PCLK>, + <&topcrm ZX297520V3_MPLL>, <&topcrm ZX297520V3_MPLL_D5>, + <&topcrm ZX297520V3_DPLL>, <&topcrm ZX297520V3_GPLL>, + <&topcrm ZX297520V3_GPLL_D2>, + <&topcrm ZX297520V3_GATED_OSC26M>; + clock-names = "osc26m", "osc32k", "ahb", "mpll", "mpll-d5", "dpll", + "gpll", "gpll-d2", "wclk-osc26m"; + #hwlock-cells = <1>; + #reset-cells = <1>; + }; diff --git a/MAINTAINERS b/MAINTAINERS index 43fd556e155b..5f367b5126c2 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -3922,6 +3922,7 @@ L: linux-arm-kernel@lists.infradead.org (moderated for non-subscribers) S: Odd fixes F: Documentation/arch/arm/zte/ F: Documentation/devicetree/bindings/arm/zte.yaml +F: Documentation/devicetree/bindings/clock/zte,zx297520v3-matrixcrm.yaml F: Documentation/devicetree/bindings/clock/zte,zx297520v3-topcrm.yaml F: arch/arm/boot/dts/zte/ F: arch/arm/mach-zte/ diff --git a/include/dt-bindings/clock/zte,zx297520v3-clk.h b/include/dt-bindings/clock/zte,zx297520v3-clk.h index 1bc9267e4d62..d98bc38635b0 100644 --- a/include/dt-bindings/clock/zte,zx297520v3-clk.h +++ b/include/dt-bindings/clock/zte,zx297520v3-clk.h @@ -69,4 +69,49 @@ #define ZX297520V3_GSM_156M 60 #define ZX297520V3_ABB_WCLK 61 +#define ZX297520V3_SYS_TIMER_WCLK 0 +#define ZX297520V3_CPU_WCLK 1 +#define ZX297520V3_CPU_PCLK 2 +#define ZX297520V3_ZSP_WCLK 3 +#define ZX297520V3_ZSP_PCLK 4 +#define ZX297520V3_DDR_CTRL_PCLK 5 +#define ZX297520V3_DDR_CTRL_WCLK 6 +#define ZX297520V3_EDCP_WCLK 7 +#define ZX297520V3_EDCP_PCLK 8 +#define ZX297520V3_SD0_WCLK 9 +#define ZX297520V3_SD0_PCLK 10 +#define ZX297520V3_SD0_CDET 11 +#define ZX297520V3_SD1_WCLK 12 +#define ZX297520V3_SD1_PCLK 13 +#define ZX297520V3_SD1_CDET 14 +#define ZX297520V3_NAND_WCLK 15 +#define ZX297520V3_NAND_PCLK 16 +#define ZX297520V3_DMA_PCLK 17 +#define ZX297520V3_MBOX_PCLK 18 +#define ZX297520V3_PDCFG_WCLK 19 +#define ZX297520V3_PDCFG_PCLK 20 +#define ZX297520V3_RFFE_WCLK 21 +#define ZX297520V3_SSC_WCLK 22 +#define ZX297520V3_SSC_PCLK 23 +#define ZX297520V3_AXI_WCLK 24 +#define ZX297520V3_GMAC_WCLK 25 +#define ZX297520V3_GMAC_PCLK 26 +#define ZX297520V3_GMAC_AHB 27 +#define ZX297520V3_VOU_WCLK 28 +#define ZX297520V3_VOU_PCLK 29 +#define ZX297520V3_LSP_MPLL_D5_WCLK 30 +#define ZX297520V3_LSP_MPLL_D4_WCLK 31 +#define ZX297520V3_LSP_MPLL_D6_WCLK 32 +#define ZX297520V3_LSP_MPLL_D8_WCLK 33 +#define ZX297520V3_LSP_MPLL_D12_WCLK 34 +#define ZX297520V3_LSP_OSC26M_WCLK 35 +#define ZX297520V3_LSP_OSC32K_WCLK 36 +#define ZX297520V3_LSP_PCLK 37 +#define ZX297520V3_LSP_TDM_WCLK 38 +#define ZX297520V3_LSP_DPLL_D4_WCLK 39 +#define ZX297520V3_SRAM0_PCLK 40 +#define ZX297520V3_GSM_CFG_PCLK 41 +#define ZX297520V3_LTE_MODEM_WCLK 42 +#define ZX297520V3_LTE_MODEM_PCLK 43 + #endif /* __DT_BINDINGS_CLOCK_ZX297520V3_H */ diff --git a/include/dt-bindings/reset/zte,zx297520v3-reset.h b/include/dt-bindings/reset/zte,zx297520v3-reset.h index 4a0eaec0e981..54e5b24f859a 100644 --- a/include/dt-bindings/reset/zte,zx297520v3-reset.h +++ b/include/dt-bindings/reset/zte,zx297520v3-reset.h @@ -27,4 +27,17 @@ #define ZX297520V3_USB_RESET 18 #define ZX297520V3_HSIC_RESET 19 +#define ZX297520V3_CPU_RESET 0 +#define ZX297520V3_ZSP_BUS_RESET 1 +#define ZX297520V3_DDR_CTRL_RESET 2 +#define ZX297520V3_EDCP_RESET 3 +#define ZX297520V3_SD0_RESET 4 +#define ZX297520V3_SD1_RESET 5 +#define ZX297520V3_NAND_RESET 6 +#define ZX297520V3_PDCFG_RESET 7 +#define ZX297520V3_SSC_RESET 8 +#define ZX297520V3_GMAC_RESET 9 +#define ZX297520V3_VOU_RESET 10 +#define ZX297520V3_LSP_RESET 11 + #endif /* __DT_BINDINGS_RESET_ZX297520V3_H */ -- 2.55.0 From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id D8E41C9832F for ; Sun, 27 Sep 2026 20:51:08 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:MIME-Version:References:In-Reply-To: Message-ID:Date:Subject:Cc:To:From:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=Cw3dAeyoDS4JYvFFMgogBs3KbVuOj7yvC/C5ua+5Tsg=; b=TknmI9J8N2RVqK FeGBuLn8WPCKx4OXzL8FtJ8iklbKFNeEIdmFuJkoqt4XF5/fKITQ6X19HQhn+TdKYmZUBHZ2bBRZv 8tvBtyjIa3b2ew7XGkr+gU1MvDvdT/YyQ9g1TfFYD797AGie6zxzZvkgXN34QAZOd7qFgJlsDEaEo OZLu6wDzzJOsLRdezjuD1CHEhTuWyeewk15lUITar2VMdMzgKAdTPCjpPGI4JjWGbKOnEOD0xax1/ aWpplKGsGYuQ1CJpLeP7YNT5NDtkcKcxUf+gS3UHEoX646AeR+p6BVW9ZmdUTL/BMW4VeaHZI6m9z oMPhfO1FlZBi035l26vw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.99.1 #2 (Red Hat Linux)) id 1xAvq0-0000000GqiK-1he5; Sun, 27 Sep 2026 20:51:08 +0000 Received: from mail-wm2-x11.google.com ([2a00:1450:4864:31::11]) by bombadil.infradead.org with esmtps (Exim 4.99.1 #2 (Red Hat Linux)) id 1xAvpy-0000000GqhU-0Nlj for linux-phy@lists.infradead.org; Sun, 27 Sep 2026 20:51:07 +0000 Received: by mail-wm2-x11.google.com with SMTP id 5b1f17b1804b1-49e721b5503so23008555e9.0 for ; Sun, 27 Sep 2026 13:51:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20251104; t=1790542264; x=1791147064; darn=lists.infradead.org; h=content-transfer-encoding:content-type:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from:from:to:cc:subject :date:message-id:reply-to:content-type; bh=kUYGyZPkzisCXjd18YS32E0k2NnfBv/Du6efJgbaS1U=; b=BPJ3KIT/GClG3PGueZ1IVnGUCnPRozu6t38Xhq787QT+eYIkCtML1wBKGH92QdNQjX 7JRPCqFJoRaep50IbcVtQnTYCX29RPMEyyewQFfAlwtbtHhL3hVKSrB67NrN4lJ66Q3w g6V7ZF3BwJD7bVpXheaW9pFi3XMmM0intdXOqKFf8UFw/A5dnyj23vAtiL6VntHxDbrq o0itXAUSdQ0kKV1A+5nAl0Lk9/Ny51Ytqpio+TF+fkOOcZQBSQmqtY/qSWsLQinV0OH2 FuPv5EVN5utNzzpxGHBKB7G/MRc1gCy0MWM18Z5DD/yzy9jzeXo5W4n6ydK7+6VREkeA uwLg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1790542264; x=1791147064; h=content-transfer-encoding:content-type:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=kUYGyZPkzisCXjd18YS32E0k2NnfBv/Du6efJgbaS1U=; b=IxiKlEyFYxTzA1krmH4T+zZzZXNhNJnE9eqVC5G+XZL3JDQ4UACZ1/eoWsfHYEDNB7 if5u0ulvKZyTZM17Bhw0NEmD5k6VKvqSgdpdKMnNAJfQPNnf8/2swwBIx08RVLnndUfg 0fZzA8zfqIbtWo+3OX1NTB7Ly3W8tJxUjCgM6wFnkKP0XhMK3Tl2hpLJPqMrYDdMCHd7 KoOTIxd7f06LuK8Dr26kstZUr8QNu/996Dm0+tDQycyOYlJPDN5EmeojfA8aS1o4Gq9r IY0JnehrXitTCzmDzaiHlEr5B0Fr96pPOhr5GIFhdQzDG+37Wae4FeGe7Si8Dpts2GCm xaHA== X-Forwarded-Encrypted: i=1; AKwUvBzbQTjMTJzpFeSwp7MM0Q3HDAHna3asJp5KdGwQqcmdZAHF2iBeu/PBcQPmnX3w5I7+2tIS60xxd2o=@lists.infradead.org X-Gm-Message-State: AFuF++l1uSlDBwBUvxk1tetIInwRH/nNhYeuJ+RvvMLXT3rQ9VZnJGbY D7Nd7tyb/eYGX2Fe5fBWBopRxrS6/3iI46QZVhPs1UCb3w6k/fhZZpPW X-Gm-Gg: AYBFou09VpzjTw5ir+icpTGvD7wt69iQaUnGi9+WcD7zY76h5P2JWIIf6v5GI88E93a D8/TIcTGhPo3mucJBwhuOzlIUdt1Tbh2/geQuDPf28dtsn+7rygZdcQG6/vkTyvRz/XmvBs+3XF fwY2uWtj1rmweAXeXHo88yWE94cIi+4y1xo109xFb333lIAVXABqRmkUPVTP0ddEFCuMNBdeKqB J/nEmLL666i0eJuUKJ3AYA1r0xzGSeRv23TDU1OHuzsS59Eczyd2XzqcmdZfjCNzoeMzb32Fqdx dA4hDMgaPkDY0NAVuekDLWCyXbaqw5sZqKI9buGELnd0bQp0pJrqpQwSxZGz/X+RfUYLi7ejJ3i pz+e1gqg2wNjeiKiz7LPb4CXBCGZKORgzN+iTtEBfLSxZo8A1Aco97tkUnjtc6IVb/GB7xggdQs SGeAViNeGoORULq1pB5JuUS/cubBN1NdfmW0zEViQssXvxn/NmjL8oWjKy6XslbP1b8Atiazgxj qxADAY= X-Received: by 2002:a05:600c:4754:b0:49c:c96a:d36b with SMTP id 5b1f17b1804b1-49fe66d1663mr204967735e9.12.1790542263869; Sun, 27 Sep 2026 13:51:03 -0700 (PDT) Received: from strix.doe.home ([197.250.96.148]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4a0018e6ba2sm88613255e9.5.2026.09.27.13.50.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 27 Sep 2026 13:51:03 -0700 (PDT) From: =?UTF-8?q?Stefan=20D=C3=B6singer?= To: Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Philipp Zabel , Brian Masney , Vinod Koul , Neil Armstrong , Russell King , Lee Jones , Brian Masney , Jerome Brunet , Manivannan Sadhasivam Cc: linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-phy@lists.infradead.org, mfd@lists.linux.dev, Krzysztof Kozlowski Subject: [PATCH v13 02/13] dt-bindings: clk: zte: Add zx297520v3 matrix clock and reset controller Date: Sun, 27 Sep 2026 23:50:55 +0300 Message-ID: <20260927205055.185366-1-stefandoesinger@gmail.com> X-Mailer: git-send-email 2.55.0 In-Reply-To: <20260927-zx29clk-v13-0-70d8f673386c@gmail.com> References: <20260927-zx29clk-v13-0-70d8f673386c@gmail.com> MIME-Version: 1.0 X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.9.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20260927_135106_197561_83C5B56D X-CRM114-Status: GOOD ( 32.89 ) X-BeenThere: linux-phy@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: Linux Phy Mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: base64 Sender: "linux-phy" Errors-To: linux-phy-bounces+linux-phy=archiver.kernel.org@lists.infradead.org VGhpcyBjb250cm9sbGVyIGNvbnRhaW5zIGNsb2NrcyBhbmQgcmVzZXRzIGZvciBoaWdoIHNwZWVk IGRldmljZXMgb24gdGhlCnp4Mjk3NTIwdjMgYm9hcmQgYW5kIGhhcmR3YXJlIHNwaW5sb2NrcyB0 aGF0IEkgZXhwZWN0IHdpbGwgYmUgbmVjZXNzYXJ5CnRvIGNvbW11bmljYXRlIGNvcnJlY3RseSB3 aXRoIHRoZSBMVEUgRFNQIGZpcm13YXJlIGJsb2IuCgpJIGRvbid0IGtub3cgbXVjaCBhYm91dCB0 aGUgaHdsb2NrcyB5ZXQgb3RoZXIgdGhhbiB0aGF0IHRoZXkgZXhpc3QsIHNvCnRoZXJlIGlzIG5v IGhlYWRlciB5ZXQgYWRkaW5nIG1lYW5pbmcgdG8gdGhlaXIgaW5kaWNlcy4gUHJlc3VtYWJseSB0 aGF0Cm1lYW5pbmcgZG9lc24ndCBleGlzdCBpbiBoYXJkd2FyZSBhbmQgaXMgZGUgZmFjdG8gZGVm aW5lZCBieSBaVEUncwpmaXJtd2FyZSBibG9icyBydW5uaW5nIG9uIHRoZSBycHJvY3MuCgpUaGUg enRlLXp4Mjk3NTIwdjMtY3JtIGRyaXZlciB3aWxsIGluc3RhbnRpYXRlIHNlcGFyYXRlIE1GRCBj aGlsZHJlbiBmb3IKY2xvY2tzIGFuZCByZXNldHMsIHdoaWNoIGFyZSBoYW5kbGVkIGJ5IHNlcGFy YXRlIGNsb2NrIGFuZCByZXNldApkcml2ZXJzLgoKUmV2aWV3ZWQtYnk6IEtyenlzenRvZiBLb3ps b3dza2kgPGtyenlzenRvZi5rb3psb3dza2lAb3NzLnF1YWxjb21tLmNvbT4KU2lnbmVkLW9mZi1i eTogU3RlZmFuIETDtnNpbmdlciA8c3RlZmFuZG9lc2luZ2VyQGdtYWlsLmNvbT4KLS0tCgp2MTEt PnYxMjogQWRkIFJGRkUgY2xvY2suIEl0IGJlbG9uZ3MgdG8gdGhlIFNTQyBkZXZpY2UgKFpURSdz IG5hbWUsIG5vdAptaW5lKSBhbmQgdG9nZXRoZXIgdGhleSBhcmUgdXNlZCB0byBzZXQgdXAgcmFk aW8gaGFyZHdhcmUuCgpBbHNvIGFkZCBMVEVfTU9ERU0gY2xvY2tzOiBJIGRlZmluZWQgdGhlbSBp biB0aGUgZHJpdmVyIGluIHZlcnNpb24gMTAKYWxyZWFkeSBidXQgZm9yZ290IHRvIGV4cG9ydCB0 aGVtLiAoTm8sIEkgZG9uJ3Qga25vdyB3aGF0IHRoaXMgTFRFX01PREVNCmRldmljZSBkb2VzLiBU aGUgTFRFIG1vZGVtIGZpcm13YXJlIHVzZXMgaXQuIEkgZm91bmQgdGhhdCB0aGUgcGNsayBnYXRl cwptbWlvIGFkZHJlc3MgIHNwYWNlIDB4ZjgwMDAwMDAtMHhmODMwMDAwMCBhbmQgMHhmYzAwMDAw MC0weGZjMjIwMDAwIGFuZAp0aGF0IHRoaXMgYXJlYSBpcyBvbmx5IGFjY2Vzc2libGUgdG8gTTAg YW5kIFpTUC4KCnY5LT52MTA6CkFkZCBaU1AgUENMSyBhbmQgWlNQIGJ1cyByZXNldC4gSSBkb24n dCBrbm93IHRoZSBleGFjdCBkaWZmZXJlbmNlCmJldHdlZW4gdGhlIFpTUCByZXNldCBpbiB0b3Bj cm0rMHgxM2MgYW5kIHRoZSBvbmUgaW4gbWF0cml4Y3JtKzB4M2MuCkNvcmUgc3RhdGUgdnMgYXhp IGNvbm5lY3Rpb24gaXMgbXkgYmVzdCBndWVzcy4gQm90aCBuZWVkIHRvIGJlCmRlYXNzZXJ0ZWQg Zm9yIHRoZSBaU1AgdG8gd29yay4KCkZpeCBvcmRlciBvZiBjbG9jay1jZWxscyBpbiBleGFtcGxl IGNvZGUuCgp2OC0+djk6CiopIFRoZSBTRElPIGNvbnRyb2xsZXJzIGFuZCBHTUFDIGRlcGVuZCBv biB0b3Bjcm0ncyBhaGIgY2xvY2sgZm9yCnJlZ2lzdGVyIGFjY2VzcyAvIGRtYSBvcGVyYXRpb24u IEFkZCB0aGUgaW5wdXQgdG8gdGhlIGJpbmRpbmcuCgp2Ny0+djg6CiopIFN0YXJ0IGNsb2NrIGlu ZGljZXMgYXQgMAoqKSBGaXggaW5kZW50YXRpb24KCiopIEFkZCBhIHByb3NlIG5vdGUgYWJvdXQg ZGlzY292ZXJlZCByZWdpc3RlcnMgdGhhdCBhbGxvdyB3cml0aW5nCkNOVFZBTC4gSSBhbSBub3Qg ZXhwb3NpbmcgdGhlbSBpbiBhbnkgd2F5IGJlY2F1c2UgZm9yIG5vdyBJIHNlZSBubyBuZWVkCnRv IHVzZSB0aGlzIGZ1bmN0aW9uYWxpdHkuIEl0IGlzIHBvc3NpYmxlIHRoYXQgdGhlIGNvdW50ZXIg cmVzZXRzIHRvIDAKZHVyaW5nIHN0YW5kYnksIHdoaWNoIG1lYW5zIHNvbWVvbmUgbmVlZHMgdG8g Zml4IGl0IHVwIHVzaW5nIHRob3NlCnJlZ2lzdGVycy4KCk5ldmVydGhlbGVzcywgbm8gc3lzY29u IHlldCBmb3IgdGhlc2UgcmVhc29uczogSSBoYXZlIG5vIGlkZWEgaG93IENOVFZBTApiZWhhdmVz IGR1cmluZyBzdGFuZGJ5LiBJdCBtaWdodCBiZSBqdXN0IGZpbmUuIFN0YW5kYnkgdmVyeSBsaWtl bHkgbmVlZHMKZmlybXdhcmUgaGFuZGxpbmcgcnVubmluZyBvbiB0aGUgQ29ydGV4IE0wLCB3aGlj aCBjYW4gcmVzdG9yZSBDTlRWQUwgaWYKbmVjZXNzYXJ5LiBJZiBMaW51eCBuZWVkcyB0byBkbyBp dCwgaXQgY2FuIHByb2JhYmx5IGJlIGRvbmUgYnkgdGhlIGNsb2NrCm9yIE1GRCBwYXJlbnQgZHJp dmVyLiBHaXZlbiB3aGF0IEkndmUgbGVhcm5lZCBzbyBmYXIgSSdkIHJhdGhlciBhZGQKc3lzY29u IGxhdGVyIHRoYW4gcHV0IGl0IGluIHBsYWNlIHdpdGhvdXQgYSBjbGVhciB1c2VyLgoKRGV0YWls cyBvZiBob3cgdG8gbWFuaXB1bGF0ZSBDTlRWQUwgd2lsbCBiZSBpbiB0aGUgbWF0cml4IGNsayBk cml2ZXIuCgoqKSBBIG5vbi1jaGFuZ2UgaW4gdGhlIGJpbmRpbmcgdGV4dCwgYnV0IHdvcnRoIG1l bnRpb25pbmc6IFJlZ2lzdGVyCjB4MTE4IGNvbnRhaW5zIGdhdGVzIHRoYXQgZ2F0ZSBvZmYgbWF0 cml4LXN5bnRoZXNpemVkIFBMTCBmaXhlZApkaXZpZGVycy4gVGhleSByZWluZm9yY2UgdGhlIHVu ZGVyc3RhbmRpbmcgb2YgdGhlIHRvcC0+bWF0cml4IGludGVyZmFjZQphbmQgdGhlIGFkZXF1YWN5 IG9mIHRoZSBiaW5kaW5ncy4KCnY2LT52NzoKCiopIE1vdmVkIGl0IGJhY2sgdG8gY2xvY2svCgoq KSBSZW1vdmUgc3lzY29uIGNvbXBhdGlibGUgYWdhaW4uIEkgbG9va2VkIGludG8gcmVtYWluaW5n IHVua25vd24KcmVnaXN0ZXJzIGFuZCBJIGFtIGNvbnZpbmNlZCB0aGF0IHRoZXJlIGlzIG5vIG9k ZCBtaXNjIHJlZ2lzdGVyIGxlZnQKdGhhdCBjYW4ndCBiZSBleHBvc2VkIGFzIGEgcHJvcGVyIHN1 YnN5c3RlbSBwcm92aWRlci4KClRoZSBjb250cm9scyBpbiAweDEwMCB0aGF0IFpURSdzIERSQU0g cmVhZGluZyBjb2RlIGV4ZXJjaXNlcyBhcmUgYXV0bwpjbG9jayBnYXRpbmcgY29udHJvbHMgYW5k IHRoZSBhY3R1YWwgbWFpbGJveCBpcyBpbiBhIGRpZmZlcmVudApjb250cm9sbGVyLgoKVW5rbm93 biByZWdpc3RlcnMgaW4gMHgxMjAtMHgxMmMgYXJlIGEgZnJlcXVlbmN5IHZvdGluZyBtZWNoYW5p c20gZm9yCnRoZSBBWEkgYnVzIGNsb2NrLiBUaGUgZHJpdmVyIHdpbGwgcGFydGljaXBhdGUgaW4g dGhhdCB2b3RpbmcgcmF0aGVyCnRoYW4gc2V0IHRoZSBmcmVxdWVuY3kgdmlhIDB4MC4gSWYgbmVl ZCBiZSBpdCBjb3VsZCBiZSBleHBvc2VkCmFzICNpbnRlcmNvbm5lY3QtY2VsbHMsIGJ1dCBpdCB3 b24ndCBuZWNlc3NpdGF0ZSAic3lzY29uIi4KCiopIFJlZHVjZSB0aGUgbnVtYmVyIG9mIGlucHV0 IGNsb2NrcyB0byBtYXRjaCByZWdpc3RlciBjb250cm9scyBpbgp0b3BjbGsncyBpbnB1dCBjb250 cm9sIHRoYXQgYWZmZWN0IG1hdHJpeCBhbmQgTFNQLgoKKikgQWRkIEREUiBtdXggYW5kIGdhdGVz LiBOb3QgdG8gY2hhbmdlIHRoZW0sIGJ1dCB0byBtYWtlIHN1cmUgQ0NGIGtub3dzCmFib3V0IHdo aWNoIFBMTCBpcyBmZWVkaW5nIHRoZSBzeXNtZW0gbWVtb3J5CgpDaGFuZ2VzCnY1LT52NjoKQWRk IHN5c2NvbiBjb21wYXRpYmxlIC0gQ29ub3Igc3VnZ2VzdGVkIHRoaXMgYWZ0ZXIgdjQgYW5kIEkg Zm9yZ290IGl0IGluIHY1LgoKdjQtPnY1OgpNb3ZlIGJpbmRpbmcgdG8gc29jL3p0ZQpSZW1vdmUg dG9wY2xrIGZyb20gdGhlIGV4YW1wbGUKQWRkICNod2xvY2stY2VsbHMgZm9yIGh3IHNwaW5sb2Nr IHJlZ2lzdGVycwpBZGQgbW9yZSBjbG9ja3MgSSBzdHVtYmxlZCBpbnRvOiBzcmFtMCBhbmQgYW5v dGhlciBMVEUgcmVsYXRlZCBkZXZpY2UKCnYzLT52NDoKU3BsaXQgbWF0cml4Y2xrIGludG8gaXRz IG93biBjb250cm9sbGVyIGFnYWluIGJlY2F1c2Ugc3lzY29uL3JlZ21hcApkZWFscyBwb29ybHkg d2l0aCBkZXZpY2Ugbm9kZXMgdGhhdCBoYXZlIG1vcmUgdGhhbiBvbmUgbWVtb3J5IHJlZ2lvbi4g QXMKYSBjb25zZXF1ZW5jZSBJIGFtIHBhc3NpbmcgYWxsIFBMTCBvdXRwdXRzIGdlbmVyYXRlZCBv biBUb3BjbGsgZG93biB0bwpNYXRyaXhjbGsuCi0tLQogLi4uL2Nsb2NrL3p0ZSx6eDI5NzUyMHYz LW1hdHJpeGNybS55YW1sICAgICAgIHwgOTggKysrKysrKysrKysrKysrKysrKwogTUFJTlRBSU5F UlMgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgIHwgIDEgKwogLi4uL2R0LWJpbmRp bmdzL2Nsb2NrL3p0ZSx6eDI5NzUyMHYzLWNsay5oICAgIHwgNDUgKysrKysrKysrCiAuLi4vZHQt YmluZGluZ3MvcmVzZXQvenRlLHp4Mjk3NTIwdjMtcmVzZXQuaCAgfCAxMyArKysKIDQgZmlsZXMg Y2hhbmdlZCwgMTU3IGluc2VydGlvbnMoKykKIGNyZWF0ZSBtb2RlIDEwMDY0NCBEb2N1bWVudGF0 aW9uL2RldmljZXRyZWUvYmluZGluZ3MvY2xvY2svenRlLHp4Mjk3NTIwdjMtbWF0cml4Y3JtLnlh bWwKCmRpZmYgLS1naXQgYS9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvY2xvY2sv enRlLHp4Mjk3NTIwdjMtbWF0cml4Y3JtLnlhbWwgYi9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUv YmluZGluZ3MvY2xvY2svenRlLHp4Mjk3NTIwdjMtbWF0cml4Y3JtLnlhbWwKbmV3IGZpbGUgbW9k ZSAxMDA2NDQKaW5kZXggMDAwMDAwMDAwMDAwLi41ZTk1MDZkYjczNjUKLS0tIC9kZXYvbnVsbAor KysgYi9Eb2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvY2xvY2svenRlLHp4Mjk3NTIw djMtbWF0cml4Y3JtLnlhbWwKQEAgLTAsMCArMSw5OCBAQAorIyBTUERYLUxpY2Vuc2UtSWRlbnRp ZmllcjogKEdQTC0yLjAtb25seSBPUiBCU0QtMi1DbGF1c2UpCislWUFNTCAxLjIKKy0tLQorJGlk OiBodHRwOi8vZGV2aWNldHJlZS5vcmcvc2NoZW1hcy9jbG9jay96dGUsengyOTc1MjB2My1tYXRy aXhjcm0ueWFtbCMKKyRzY2hlbWE6IGh0dHA6Ly9kZXZpY2V0cmVlLm9yZy9tZXRhLXNjaGVtYXMv Y29yZS55YW1sIworCit0aXRsZTogWlRFIHp4Mjk3NTIwdjMgU29DIG1hdHJpeCBjbG9jayBhbmQg cmVzZXQgY29udHJvbGxlcgorCittYWludGFpbmVyczoKKyAgLSBTdGVmYW4gRMO2c2luZ2VyIDxz dGVmYW5kb2VzaW5nZXJAZ21haWwuY29tPgorCitkZXNjcmlwdGlvbjogfAorICBUaGlzIGNvbnRy b2xsZXIgY29udGFpbnMgY2xvY2sgYW5kIHJlc2V0IGNvbnRyb2xzIGZvciBoaWdoIHNwZWVkIGRl dmljZXMgb24KKyAgdGhlIHp4Mjk3NTIwdjMgYm9hcmQ6IFRoZSBDUFUsIFJBTSwgU0RJTyBhbmQg RXRoZXJuZXQgY2xvY2tzIGFuZCByZXNldHMgYXJlCisgIGZvdW5kIGhlcmUuIFRoaXMgY29udHJv bGxlciByZXF1aXJlcyBQTEwtZ2VuZXJhdGVkIGNsb2NrcyBmcm9tIFRvcGNybSBhcyB3ZWxsCisg IGFzIHRoZSBmaXhlZCAyNiBNSHogYW5kIDMyIGtIeiBvc2NpbGxhdG9ycyBmb3VuZCBvbiB0aGlz IGJvYXJkLgorCisgIFRoaXMgY29udHJvbGxlciBhbHNvIGNvbnRhaW5zIGhhcmR3YXJlIG11dGV4 IHJlZ2lzdGVycyBmb3Igc3luY2hyb25pemF0aW9uCisgIHdpdGggZGlmZmVyZW50IHByb2Nlc3Nv cnMgb24gdGhpcyBib2FyZC4KKworICBBbiBhZGRpdGlvbmFsIGN1cmlvc2l0eSBhcmUgcmVnaXN0 ZXJzIHRoYXQgYWxsb3cgc2V0dGluZyAoYnV0IG5vdCByZWFkaW5nKSB0aGUKKyAgQVJNIGFyY2hp dGVjdGVkIHRpbWVyJ3MgQ05UVkFMLiBUaGlzIGlzIG5vdCBleHBvc2VkIGluIHRoZSBiaW5kaW5n IGJlY2F1c2UKKyAgdGhlcmUgc2hvdWxkbid0IGJlIGEgbmVlZCB0byBhY2Nlc3MgaXQuCisKKyAg QWxsIGF2YWlsYWJsZSBjbG9ja3MgYXJlIGRlZmluZWQgYXMgcHJlcHJvY2Vzc29yIG1hY3JvcyBp biB0aGUKKyAgImluY2x1ZGUvZHQtYmluZGluZ3MvY2xvY2svenRlLHp4Mjk3NTIwdjMtY2xrLmgi IGhlYWRlci4gUmVzZXRzIGFyZSBkZWZpbmVkIGluCisgIHRoZSAiaW5jbHVkZS9kdC1iaW5kaW5n cy9yZXNldC96dGUsengyOTc1MjB2My1yZXNldC5oIiBoZWFkZXIuCisKK3Byb3BlcnRpZXM6Cisg IGNvbXBhdGlibGU6CisgICAgY29uc3Q6IHp0ZSx6eDI5NzUyMHYzLW1hdHJpeGNybQorCisgIHJl ZzoKKyAgICBtYXhJdGVtczogMQorCisgIGNsb2NrczoKKyAgICBpdGVtczoKKyAgICAgIC0gZGVz Y3JpcHRpb246IDI2IE1IeiBleHRlcm5hbCBvc2NpbGxhdG9yCisgICAgICAtIGRlc2NyaXB0aW9u OiAzMiBrSHogZXh0ZXJuYWwgb3NjaWxsYXRvcgorICAgICAgLSBkZXNjcmlwdGlvbjogQUhCIGNs b2NrIGZyb20gdG9wY3JtCisgICAgICAtIGRlc2NyaXB0aW9uOiBNYWluIFBMTCBvdXRwdXQgZnJv bSB0b3Bjcm0gKHVzdWFsbHkgNjI0IE1IeikKKyAgICAgIC0gZGVzY3JpcHRpb246IE1haW4gUExM IHN1YmRpdmlzaW9uIGZhY3RvciA1CisgICAgICAtIGRlc2NyaXB0aW9uOiBEcGxsIG91dHB1dCBm cm9tIHRvcGNybSAodXN1YWxseSA0OTEuNTIgTUh6KQorICAgICAgLSBkZXNjcmlwdGlvbjogR3Bs bCBvdXRwdXQgZnJvbSB0b3Bjcm0gKHVzdWFsbHkgMjAwIE1IeikKKyAgICAgIC0gZGVzY3JpcHRp b246IEdwbGwgc3ViZGl2aXNpb24gZmFjdG9yIDIKKyAgICAgIC0gZGVzY3JpcHRpb246IG9zYzI2 bSB3b3JrIGNsb2NrIGZyb20gdG9wY3JtCisKKyAgY2xvY2stbmFtZXM6CisgICAgaXRlbXM6Cisg ICAgICAtIGNvbnN0OiBvc2MyNm0KKyAgICAgIC0gY29uc3Q6IG9zYzMyaworICAgICAgLSBjb25z dDogYWhiCisgICAgICAtIGNvbnN0OiBtcGxsCisgICAgICAtIGNvbnN0OiBtcGxsLWQ1CisgICAg ICAtIGNvbnN0OiBkcGxsCisgICAgICAtIGNvbnN0OiBncGxsCisgICAgICAtIGNvbnN0OiBncGxs LWQyCisgICAgICAtIGNvbnN0OiB3Y2xrLW9zYzI2bQorCisgICIjY2xvY2stY2VsbHMiOgorICAg IGNvbnN0OiAxCisKKyAgIiNod2xvY2stY2VsbHMiOgorICAgIGNvbnN0OiAxCisKKyAgIiNyZXNl dC1jZWxscyI6CisgICAgY29uc3Q6IDEKKworcmVxdWlyZWQ6CisgIC0gY29tcGF0aWJsZQorICAt IHJlZworICAtIGNsb2NrcworICAtIGNsb2NrLW5hbWVzCisgIC0gIiNjbG9jay1jZWxscyIKKyAg LSAiI2h3bG9jay1jZWxscyIKKyAgLSAiI3Jlc2V0LWNlbGxzIgorCithZGRpdGlvbmFsUHJvcGVy dGllczogZmFsc2UKKworZXhhbXBsZXM6CisgIC0gfAorICAgICNpbmNsdWRlIDxkdC1iaW5kaW5n cy9jbG9jay96dGUsengyOTc1MjB2My1jbGsuaD4KKyAgICAjaW5jbHVkZSA8ZHQtYmluZGluZ3Mv cmVzZXQvenRlLHp4Mjk3NTIwdjMtcmVzZXQuaD4KKworICAgIGNsb2NrLWNvbnRyb2xsZXJAMTMw NjAwMCB7CisgICAgICAgIGNvbXBhdGlibGUgPSAienRlLHp4Mjk3NTIwdjMtbWF0cml4Y3JtIjsK KyAgICAgICAgcmVnID0gPDB4MDEzMDYwMDAgMHg0MDA+OworICAgICAgICAjY2xvY2stY2VsbHMg PSA8MT47CisgICAgICAgIGNsb2NrcyA9IDwmb3NjMjZtPiwgPCZvc2MzMms+LCA8JnRvcGNybSBa WDI5NzUyMFYzX0FIQl9QQ0xLPiwKKyAgICAgICAgICAgICAgICAgPCZ0b3Bjcm0gWlgyOTc1MjBW M19NUExMPiwgPCZ0b3Bjcm0gWlgyOTc1MjBWM19NUExMX0Q1PiwKKyAgICAgICAgICAgICAgICAg PCZ0b3Bjcm0gWlgyOTc1MjBWM19EUExMPiwgPCZ0b3Bjcm0gWlgyOTc1MjBWM19HUExMPiwKKyAg ICAgICAgICAgICAgICAgPCZ0b3Bjcm0gWlgyOTc1MjBWM19HUExMX0QyPiwKKyAgICAgICAgICAg ICAgICAgPCZ0b3Bjcm0gWlgyOTc1MjBWM19HQVRFRF9PU0MyNk0+OworICAgICAgICBjbG9jay1u YW1lcyA9ICJvc2MyNm0iLCAib3NjMzJrIiwgImFoYiIsICJtcGxsIiwgIm1wbGwtZDUiLCAiZHBs bCIsCisgICAgICAgICAgICAgICAgICAgICAgImdwbGwiLCAiZ3BsbC1kMiIsICJ3Y2xrLW9zYzI2 bSI7CisgICAgICAgICNod2xvY2stY2VsbHMgPSA8MT47CisgICAgICAgICNyZXNldC1jZWxscyA9 IDwxPjsKKyAgICB9OwpkaWZmIC0tZ2l0IGEvTUFJTlRBSU5FUlMgYi9NQUlOVEFJTkVSUwppbmRl eCA0M2ZkNTU2ZTE1NWIuLjVmMzY3YjUxMjZjMiAxMDA2NDQKLS0tIGEvTUFJTlRBSU5FUlMKKysr IGIvTUFJTlRBSU5FUlMKQEAgLTM5MjIsNiArMzkyMiw3IEBAIEw6CWxpbnV4LWFybS1rZXJuZWxA bGlzdHMuaW5mcmFkZWFkLm9yZyAobW9kZXJhdGVkIGZvciBub24tc3Vic2NyaWJlcnMpCiBTOglP ZGQgZml4ZXMKIEY6CURvY3VtZW50YXRpb24vYXJjaC9hcm0venRlLwogRjoJRG9jdW1lbnRhdGlv bi9kZXZpY2V0cmVlL2JpbmRpbmdzL2FybS96dGUueWFtbAorRjoJRG9jdW1lbnRhdGlvbi9kZXZp Y2V0cmVlL2JpbmRpbmdzL2Nsb2NrL3p0ZSx6eDI5NzUyMHYzLW1hdHJpeGNybS55YW1sCiBGOglE b2N1bWVudGF0aW9uL2RldmljZXRyZWUvYmluZGluZ3MvY2xvY2svenRlLHp4Mjk3NTIwdjMtdG9w Y3JtLnlhbWwKIEY6CWFyY2gvYXJtL2Jvb3QvZHRzL3p0ZS8KIEY6CWFyY2gvYXJtL21hY2gtenRl LwpkaWZmIC0tZ2l0IGEvaW5jbHVkZS9kdC1iaW5kaW5ncy9jbG9jay96dGUsengyOTc1MjB2My1j bGsuaCBiL2luY2x1ZGUvZHQtYmluZGluZ3MvY2xvY2svenRlLHp4Mjk3NTIwdjMtY2xrLmgKaW5k ZXggMWJjOTI2N2U0ZDYyLi5kOThiYzM4NjM1YjAgMTAwNjQ0Ci0tLSBhL2luY2x1ZGUvZHQtYmlu ZGluZ3MvY2xvY2svenRlLHp4Mjk3NTIwdjMtY2xrLmgKKysrIGIvaW5jbHVkZS9kdC1iaW5kaW5n cy9jbG9jay96dGUsengyOTc1MjB2My1jbGsuaApAQCAtNjksNCArNjksNDkgQEAKICNkZWZpbmUg WlgyOTc1MjBWM19HU01fMTU2TQkJCTYwCiAjZGVmaW5lIFpYMjk3NTIwVjNfQUJCX1dDTEsJCQk2 MQogCisjZGVmaW5lIFpYMjk3NTIwVjNfU1lTX1RJTUVSX1dDTEsJCTAKKyNkZWZpbmUgWlgyOTc1 MjBWM19DUFVfV0NMSwkJCTEKKyNkZWZpbmUgWlgyOTc1MjBWM19DUFVfUENMSwkJCTIKKyNkZWZp bmUgWlgyOTc1MjBWM19aU1BfV0NMSwkJCTMKKyNkZWZpbmUgWlgyOTc1MjBWM19aU1BfUENMSwkJ CTQKKyNkZWZpbmUgWlgyOTc1MjBWM19ERFJfQ1RSTF9QQ0xLCQk1CisjZGVmaW5lIFpYMjk3NTIw VjNfRERSX0NUUkxfV0NMSwkJNgorI2RlZmluZSBaWDI5NzUyMFYzX0VEQ1BfV0NMSwkJCTcKKyNk ZWZpbmUgWlgyOTc1MjBWM19FRENQX1BDTEsJCQk4CisjZGVmaW5lIFpYMjk3NTIwVjNfU0QwX1dD TEsJCQk5CisjZGVmaW5lIFpYMjk3NTIwVjNfU0QwX1BDTEsJCQkxMAorI2RlZmluZSBaWDI5NzUy MFYzX1NEMF9DREVUCQkJMTEKKyNkZWZpbmUgWlgyOTc1MjBWM19TRDFfV0NMSwkJCTEyCisjZGVm aW5lIFpYMjk3NTIwVjNfU0QxX1BDTEsJCQkxMworI2RlZmluZSBaWDI5NzUyMFYzX1NEMV9DREVU CQkJMTQKKyNkZWZpbmUgWlgyOTc1MjBWM19OQU5EX1dDTEsJCQkxNQorI2RlZmluZSBaWDI5NzUy MFYzX05BTkRfUENMSwkJCTE2CisjZGVmaW5lIFpYMjk3NTIwVjNfRE1BX1BDTEsJCQkxNworI2Rl ZmluZSBaWDI5NzUyMFYzX01CT1hfUENMSwkJCTE4CisjZGVmaW5lIFpYMjk3NTIwVjNfUERDRkdf V0NMSwkJCTE5CisjZGVmaW5lIFpYMjk3NTIwVjNfUERDRkdfUENMSwkJCTIwCisjZGVmaW5lIFpY Mjk3NTIwVjNfUkZGRV9XQ0xLCQkJMjEKKyNkZWZpbmUgWlgyOTc1MjBWM19TU0NfV0NMSwkJCTIy CisjZGVmaW5lIFpYMjk3NTIwVjNfU1NDX1BDTEsJCQkyMworI2RlZmluZSBaWDI5NzUyMFYzX0FY SV9XQ0xLCQkJMjQKKyNkZWZpbmUgWlgyOTc1MjBWM19HTUFDX1dDTEsJCQkyNQorI2RlZmluZSBa WDI5NzUyMFYzX0dNQUNfUENMSwkJCTI2CisjZGVmaW5lIFpYMjk3NTIwVjNfR01BQ19BSEIJCQky NworI2RlZmluZSBaWDI5NzUyMFYzX1ZPVV9XQ0xLCQkJMjgKKyNkZWZpbmUgWlgyOTc1MjBWM19W T1VfUENMSwkJCTI5CisjZGVmaW5lIFpYMjk3NTIwVjNfTFNQX01QTExfRDVfV0NMSwkJMzAKKyNk ZWZpbmUgWlgyOTc1MjBWM19MU1BfTVBMTF9ENF9XQ0xLCQkzMQorI2RlZmluZSBaWDI5NzUyMFYz X0xTUF9NUExMX0Q2X1dDTEsJCTMyCisjZGVmaW5lIFpYMjk3NTIwVjNfTFNQX01QTExfRDhfV0NM SwkJMzMKKyNkZWZpbmUgWlgyOTc1MjBWM19MU1BfTVBMTF9EMTJfV0NMSwkJMzQKKyNkZWZpbmUg WlgyOTc1MjBWM19MU1BfT1NDMjZNX1dDTEsJCTM1CisjZGVmaW5lIFpYMjk3NTIwVjNfTFNQX09T QzMyS19XQ0xLCQkzNgorI2RlZmluZSBaWDI5NzUyMFYzX0xTUF9QQ0xLCQkJMzcKKyNkZWZpbmUg WlgyOTc1MjBWM19MU1BfVERNX1dDTEsJCQkzOAorI2RlZmluZSBaWDI5NzUyMFYzX0xTUF9EUExM X0Q0X1dDTEsJCTM5CisjZGVmaW5lIFpYMjk3NTIwVjNfU1JBTTBfUENMSwkJCTQwCisjZGVmaW5l IFpYMjk3NTIwVjNfR1NNX0NGR19QQ0xLCQkJNDEKKyNkZWZpbmUgWlgyOTc1MjBWM19MVEVfTU9E RU1fV0NMSwkJNDIKKyNkZWZpbmUgWlgyOTc1MjBWM19MVEVfTU9ERU1fUENMSwkJNDMKKwogI2Vu ZGlmIC8qIF9fRFRfQklORElOR1NfQ0xPQ0tfWlgyOTc1MjBWM19IICovCmRpZmYgLS1naXQgYS9p bmNsdWRlL2R0LWJpbmRpbmdzL3Jlc2V0L3p0ZSx6eDI5NzUyMHYzLXJlc2V0LmggYi9pbmNsdWRl L2R0LWJpbmRpbmdzL3Jlc2V0L3p0ZSx6eDI5NzUyMHYzLXJlc2V0LmgKaW5kZXggNGEwZWFlYzBl OTgxLi41NGU1YjI0Zjg1OWEgMTAwNjQ0Ci0tLSBhL2luY2x1ZGUvZHQtYmluZGluZ3MvcmVzZXQv enRlLHp4Mjk3NTIwdjMtcmVzZXQuaAorKysgYi9pbmNsdWRlL2R0LWJpbmRpbmdzL3Jlc2V0L3p0 ZSx6eDI5NzUyMHYzLXJlc2V0LmgKQEAgLTI3LDQgKzI3LDE3IEBACiAjZGVmaW5lIFpYMjk3NTIw VjNfVVNCX1JFU0VUCQkJMTgKICNkZWZpbmUgWlgyOTc1MjBWM19IU0lDX1JFU0VUCQkJMTkKIAor I2RlZmluZSBaWDI5NzUyMFYzX0NQVV9SRVNFVAkJCTAKKyNkZWZpbmUgWlgyOTc1MjBWM19aU1Bf QlVTX1JFU0VUCQkxCisjZGVmaW5lIFpYMjk3NTIwVjNfRERSX0NUUkxfUkVTRVQJCTIKKyNkZWZp bmUgWlgyOTc1MjBWM19FRENQX1JFU0VUCQkJMworI2RlZmluZSBaWDI5NzUyMFYzX1NEMF9SRVNF VAkJCTQKKyNkZWZpbmUgWlgyOTc1MjBWM19TRDFfUkVTRVQJCQk1CisjZGVmaW5lIFpYMjk3NTIw VjNfTkFORF9SRVNFVAkJCTYKKyNkZWZpbmUgWlgyOTc1MjBWM19QRENGR19SRVNFVAkJCTcKKyNk ZWZpbmUgWlgyOTc1MjBWM19TU0NfUkVTRVQJCQk4CisjZGVmaW5lIFpYMjk3NTIwVjNfR01BQ19S RVNFVAkJCTkKKyNkZWZpbmUgWlgyOTc1MjBWM19WT1VfUkVTRVQJCQkxMAorI2RlZmluZSBaWDI5 NzUyMFYzX0xTUF9SRVNFVAkJCTExCisKICNlbmRpZiAvKiBfX0RUX0JJTkRJTkdTX1JFU0VUX1pY Mjk3NTIwVjNfSCAqLwotLSAKMi41NS4wCgoKLS0gCmxpbnV4LXBoeSBtYWlsaW5nIGxpc3QKbGlu dXgtcGh5QGxpc3RzLmluZnJhZGVhZC5vcmcKaHR0cHM6Ly9saXN0cy5pbmZyYWRlYWQub3JnL21h aWxtYW4vbGlzdGluZm8vbGludXgtcGh5Cg==