All of lore.kernel.org
 help / color / mirror / Atom feed
From: "Philippe Mathieu-Daudé" <philmd@oss.qualcomm.com>
To: qemu-devel@nongnu.org
Cc: "Yoshinori Sato" <yoshinori.sato@nifty.com>,
	"Yonggang Luo" <luoyonggang@gmail.com>,
	"Philippe Mathieu-Daudé" <philmd@oss.qualcomm.com>
Subject: [PATCH 2/2] target/rx: Define exception vector constants
Date: Tue, 29 Sep 2026 08:57:50 +0200	[thread overview]
Message-ID: <20260929065750.9550-2-philmd@oss.qualcomm.com> (raw)
In-Reply-To: <20260929065750.9550-1-philmd@oss.qualcomm.com>

From: Yonggang Luo <luoyonggang@gmail.com>

Name RX exception vectors and trap ranges, and use the
definitions throughout exception handling and exception
raising.

Assert that exception indexes remain within the defined
range before accessing their vector tables.

Signed-off-by: Yonggang Luo <luoyonggang@gmail.com>
Co-developed-by: Philippe Mathieu-Daudé <philmd@oss.qualcomm.com>
Signed-off-by: Philippe Mathieu-Daudé <philmd@oss.qualcomm.com>
---
 target/rx/cpu.h       | 13 +++++++++++++
 target/rx/helper.c    | 21 +++++++++++----------
 target/rx/op_helper.c | 10 +++++-----
 target/rx/translate.c |  2 +-
 4 files changed, 30 insertions(+), 16 deletions(-)

diff --git a/target/rx/cpu.h b/target/rx/cpu.h
index 64ba48a7329..0d9f4898a26 100644
--- a/target/rx/cpu.h
+++ b/target/rx/cpu.h
@@ -71,6 +71,19 @@ enum {
     NUM_REGS = 16,
 };
 
+#define RX_EXCP_TRAP_COUNT          0x100
+
+enum {
+    RX_EXCP_PRIVILEGE_VIOLATION     = 20,
+    RX_EXCP_ACCESS                  = 21,
+    RX_EXCP_ILLEGAL_INSTRUCTION     = 23,
+    RX_EXCP_FPU                     = 25,
+    RX_EXCP_NMI                     = 30,
+    RX_EXCP_TRAP_BASE               = 0x100, /* Up to RX_EXCP_TRAP_COUNT */
+};
+
+#define RX_EXCP_COUNT   (RX_EXCP_TRAP_BASE + RX_EXCP_TRAP_COUNT)
+
 typedef struct CPUArchState {
     /* CPU registers */
     uint32_t regs[NUM_REGS];    /* general registers */
diff --git a/target/rx/helper.c b/target/rx/helper.c
index 0f99279bbaa..bc76dd28ab3 100644
--- a/target/rx/helper.c
+++ b/target/rx/helper.c
@@ -86,13 +86,14 @@ void rx_cpu_do_interrupt(CPUState *cs)
         env->isp -= 4;
         cpu_stl_le_data(env, env->isp, env->pc);
 
-        if (vec < 0x100) {
-            env->pc = cpu_ldl_le_data(env, 0xffffff80 + vec * 4);
-        } else {
+        assert(vec < RX_EXCP_COUNT);
+        if (vec >= RX_EXCP_TRAP_BASE) {
             env->pc = cpu_ldl_le_data(env, env->intb + (vec & 0xff) * 4);
+        } else {
+            env->pc = cpu_ldl_le_data(env, 0xffffff80 + vec * 4);
         }
 
-        if (vec == 30) {
+        if (vec == RX_EXCP_NMI) {
             /* Non-maskable interrupt */
             qemu_plugin_vcpu_interrupt_cb(cs, last_pc);
         } else {
@@ -100,22 +101,22 @@ void rx_cpu_do_interrupt(CPUState *cs)
         }
 
         switch (vec) {
-        case 20:
+        case RX_EXCP_PRIVILEGE_VIOLATION:
             expname = "privilege violation";
             break;
-        case 21:
+        case RX_EXCP_ACCESS:
             expname = "access exception";
             break;
-        case 23:
+        case RX_EXCP_ILLEGAL_INSTRUCTION:
             expname = "illegal instruction";
             break;
-        case 25:
+        case RX_EXCP_FPU:
             expname = "fpu exception";
             break;
-        case 30:
+        case RX_EXCP_NMI:
             expname = "non-maskable interrupt";
             break;
-        case 0x100 ... 0x1ff:
+        case RX_EXCP_TRAP_BASE ... RX_EXCP_TRAP_BASE + RX_EXCP_TRAP_COUNT - 1:
             expname = "unconditional trap";
         }
         qemu_log_mask(CPU_LOG_INT, "exception 0x%02x [%s] raised\n",
diff --git a/target/rx/op_helper.c b/target/rx/op_helper.c
index 6782912247e..d4e9ac2f192 100644
--- a/target/rx/op_helper.c
+++ b/target/rx/op_helper.c
@@ -115,7 +115,7 @@ static void update_fpsw(CPURXState *env, float32 ret, uintptr_t retaddr)
         enable = FIELD_EX32(env->fpsw, FPSW, ENABLE);
         enable |= 1 << 5; /* CE always enabled */
         if (cause & enable) {
-            raise_exception(env, 21, retaddr);
+            raise_exception(env, RX_EXCP_ACCESS, retaddr);
         }
     }
 }
@@ -432,17 +432,17 @@ void raise_exception(CPURXState *env, int index,
 
 G_NORETURN void helper_raise_privilege_violation(CPURXState *env)
 {
-    raise_exception(env, 20, GETPC());
+    raise_exception(env, RX_EXCP_PRIVILEGE_VIOLATION, GETPC());
 }
 
 G_NORETURN void helper_raise_access_fault(CPURXState *env)
 {
-    raise_exception(env, 21, GETPC());
+    raise_exception(env, RX_EXCP_ACCESS, GETPC());
 }
 
 G_NORETURN void helper_raise_illegal_instruction(CPURXState *env)
 {
-    raise_exception(env, 23, GETPC());
+    raise_exception(env, RX_EXCP_ILLEGAL_INSTRUCTION, GETPC());
 }
 
 G_NORETURN void helper_wait(CPURXState *env)
@@ -457,5 +457,5 @@ G_NORETURN void helper_wait(CPURXState *env)
 
 G_NORETURN void helper_trap(CPURXState *env, uint32_t vec)
 {
-    raise_exception(env, 0x100 + vec, 0);
+    raise_exception(env, RX_EXCP_TRAP_BASE + vec, 0);
 }
diff --git a/target/rx/translate.c b/target/rx/translate.c
index d0910fbf8e7..1bacc7adf92 100644
--- a/target/rx/translate.c
+++ b/target/rx/translate.c
@@ -2187,7 +2187,7 @@ static bool trans_BRK(DisasContext *ctx, arg_BRK *a)
 /* int #imm */
 static bool trans_INT(DisasContext *ctx, arg_INT *a)
 {
-    tcg_debug_assert(a->imm < 0x100);
+    tcg_debug_assert(a->imm < RX_EXCP_TRAP_COUNT);
     return do_trap(ctx, a->imm);
 }
 
-- 
2.53.0



  reply	other threads:[~2026-09-29  6:58 UTC|newest]

Thread overview: 34+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2026-09-28  5:20 [PATCH v2 00/24] accel/tcg: share raise_excp across TCG targets Yonggang Luo
2026-09-28  5:20 ` [PATCH v2 01/24] accel/tcg: move helper_exit_atomic next to cpu_loop_exit_atomic Yonggang Luo
2026-09-28  5:20 ` [PATCH v2 02/24] accel/tcg: add cpu_loop_exit_excp Yonggang Luo
2026-09-29  5:23   ` Philippe Mathieu-Daudé
2026-09-29  5:27     ` Yonggang Luo
2026-09-30  7:53     ` Yonggang Luo
2026-09-28  5:20 ` [PATCH v2 03/24] accel/tcg: add raise_excp and raise_excp_restore helpers Yonggang Luo
2026-09-28  5:20 ` [PATCH v2 04/24] target/rx: name guest trap numbers RX_EXCP_* Yonggang Luo
2026-09-29  5:26   ` Philippe Mathieu-Daudé
2026-09-29  5:29     ` Yonggang Luo
2026-09-29  6:57       ` [PATCH 1/2] target/rx: Unify BRK and INT trap handling Philippe Mathieu-Daudé
2026-09-29  6:57         ` Philippe Mathieu-Daudé [this message]
2026-09-28  5:20 ` [PATCH v2 05/24] target/rx: convert raises to raise_excp Yonggang Luo
2026-09-28  5:20 ` [PATCH v2 06/24] target/sh4: name guest trap numbers SH4_EXCP_* Yonggang Luo
2026-09-28  5:20 ` [PATCH v2 07/24] target/sh4: convert raises to raise_excp Yonggang Luo
2026-09-28  5:20 ` [PATCH v2 08/24] target/m68k: " Yonggang Luo
2026-09-28  5:20 ` [PATCH v2 09/24] target/or1k: convert exception " Yonggang Luo
2026-09-28  5:20 ` [PATCH v2 10/24] target/microblaze: convert raise_exception " Yonggang Luo
2026-09-28  5:20 ` [PATCH v2 11/24] target/sparc: " Yonggang Luo
2026-09-28  5:20 ` [PATCH v2 12/24] target/loongarch: " Yonggang Luo
2026-09-28  5:20 ` [PATCH v2 13/24] target/hexagon: convert raise_exception to hexagon_raise_exception Yonggang Luo
2026-09-28  5:20 ` [PATCH v2 14/24] target/hppa: convert excp to raise_excp Yonggang Luo
2026-09-29  5:21   ` Philippe Mathieu-Daudé
2026-09-28  5:20 ` [PATCH v2 15/24] target/alpha: " Yonggang Luo
2026-09-28  5:20 ` [PATCH v2 16/24] target/s390x: convert exception " Yonggang Luo
2026-09-28 17:42   ` Ilya Leoshkevich
2026-09-28  5:20 ` [PATCH v2 17/24] target/xtensa: add gen_yield for EXCP_YIELD Yonggang Luo
2026-09-28  5:20 ` [PATCH v2 18/24] target/xtensa: convert exception to raise_excp Yonggang Luo
2026-09-28  5:20 ` [PATCH v2 19/24] target/avr: convert debug/break/sleep " Yonggang Luo
2026-09-28  5:20 ` [PATCH v2 20/24] target/arm: convert exception_internal " Yonggang Luo
2026-09-28  5:20 ` [PATCH v2 21/24] target/riscv: convert raise_exception to riscv_raise_exception Yonggang Luo
2026-09-28  5:20 ` [PATCH v2 22/24] target/mips: convert raise_exception to raise_excp Yonggang Luo
2026-09-28  5:20 ` [PATCH v2 23/24] target/ppc: fold gen_exception_nip into gen_exception_err_nip Yonggang Luo
2026-09-28  5:20 ` [PATCH v2 24/24] target/ppc: convert raise_exception to raise_excp Yonggang Luo

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20260929065750.9550-2-philmd@oss.qualcomm.com \
    --to=philmd@oss.qualcomm.com \
    --cc=luoyonggang@gmail.com \
    --cc=qemu-devel@nongnu.org \
    --cc=yoshinori.sato@nifty.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.