From: Massimo Pegorer <massimo.pegorer+oss@gmail.com>
To: Simon Glass <sjg@chromium.org>,
u-boot@lists.u-boot-project.org,
Quentin Schulz <u-boot@0leil.net>
Cc: Tom Rini <trini@konsulko.com>,
Ilias Apalodimas <ilias.apalodimas@linaro.org>,
Jonas Karlman <jonas@kwiboo.se>,
Kever Yang <kever.yang@rock-chips.com>,
Johan Jonker <jbx6244@gmail.com>,
Massimo Pegorer <massimo.pegorer+oss@gmail.com>
Subject: [PATCH 3/4] arm: rockchip: Avoid BSS SPL config options when unneeded
Date: Fri, 02 Oct 2026 18:36:00 +0200 [thread overview]
Message-ID: <20261002-config-v1-3-11bb20983682@gmail.com> (raw)
In-Reply-To: <20261002-config-v1-0-11bb20983682@gmail.com>
The configuration options SPL_BSS_START_ADDR and SPL_BSS_MAX_SIZE are
guarded by SPL_HAS_BSS_LINKER_SECTION and SPL_BSS_LIMIT options in the
common/spl/Kconfig file where they are originally defined. Addition of
a second config statement without 'depends on' guard causes these two
options to be put in the configuration even when the guard is not
selected, which is unneeded and sounds wrong.
Signed-off-by: Massimo Pegorer <massimo.pegorer+oss@gmail.com>
---
arch/arm/mach-rockchip/Kconfig | 2 ++
1 file changed, 2 insertions(+)
diff --git a/arch/arm/mach-rockchip/Kconfig b/arch/arm/mach-rockchip/Kconfig
index 1a2e7847c9e..5ed774159be 100644
--- a/arch/arm/mach-rockchip/Kconfig
+++ b/arch/arm/mach-rockchip/Kconfig
@@ -836,11 +836,13 @@ config SPL_HAS_BSS_LINKER_SECTION
default y if ARM64
config SPL_BSS_START_ADDR
+ depends on SPL_HAS_BSS_LINKER_SECTION
default 0x63f80000 if SPL_TEXT_BASE = 0x60000000
default 0x43f80000 if SPL_TEXT_BASE = 0x40000000
default 0x03f80000 if SPL_TEXT_BASE = 0x00000000
config SPL_BSS_MAX_SIZE
+ depends on SPL_BSS_LIMIT
default 0x8000 if SPL_BSS_START_ADDR = 0x63f80000
default 0x8000 if SPL_BSS_START_ADDR = 0x43f80000
default 0x8000 if SPL_BSS_START_ADDR = 0x03f80000
--
2.34.1
next prev parent reply other threads:[~2026-10-02 16:36 UTC|newest]
Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-10-02 16:35 [PATCH 0/4] arm: rockchip: TPL/SPL config options minor fixes Massimo Pegorer
2026-10-02 16:35 ` [PATCH 1/4] arm: rockchip: rv1126: Remove useless TPL_LDSCRIPT default Massimo Pegorer
2026-10-14 9:18 ` Quentin Schulz
2026-10-02 16:35 ` [PATCH 2/4] arm: rockchip: Avoid TPL_LDSCRIPT configuration when unneeded Massimo Pegorer
2026-10-14 9:31 ` Quentin Schulz
2026-10-14 18:07 ` Massimo Pegorer
2026-10-02 16:36 ` Massimo Pegorer [this message]
2026-10-04 18:54 ` [PATCH 3/4] arm: rockchip: Avoid BSS SPL config options " Jonas Karlman
2026-10-05 11:44 ` Massimo Pegorer
2026-10-13 21:00 ` Jonas Karlman
2026-10-14 18:25 ` Massimo Pegorer
2026-10-14 16:25 ` Quentin Schulz
2026-10-14 18:22 ` Massimo Pegorer
2026-10-02 16:36 ` [PATCH 4/4] arm: rockchip: Remove useless SPL_SHARES_INIT_SP_ADDR check Massimo Pegorer
2026-10-04 18:40 ` Jonas Karlman
2026-10-05 11:43 ` Massimo Pegorer
2026-10-14 9:36 ` Quentin Schulz
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20261002-config-v1-3-11bb20983682@gmail.com \
--to=massimo.pegorer+oss@gmail.com \
--cc=ilias.apalodimas@linaro.org \
--cc=jbx6244@gmail.com \
--cc=jonas@kwiboo.se \
--cc=kever.yang@rock-chips.com \
--cc=sjg@chromium.org \
--cc=trini@konsulko.com \
--cc=u-boot@0leil.net \
--cc=u-boot@lists.u-boot-project.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.