From: kernel test robot <lkp@intel.com>
To: " Clément Léger " <cleger@rivosinc.com>
Cc: oe-kbuild-all@lists.linux.dev, Anup Patel <anup@brainfault.org>,
Himanshu Chauhan <himanshu.chauhan@oss.qualcomm.com>,
Zhanpeng Zhang <zhangzhanpeng.jasper@bytedance.com>
Subject: [avpatel:riscv_trace_acpi_support_v1 40/87] arch/riscv/kernel/sbi_sse.c:99:13: warning: 'arch_sse_flush_tlb_range' defined but not used
Date: Fri, 02 Oct 2026 00:06:38 +0200 [thread overview]
Message-ID: <202610020009.P3ILnDi1-lkp@intel.com> (raw)
tree: https://github.com/avpatel/linux.git riscv_trace_acpi_support_v1
head: dc5b9586f90cc15314085bdaa74661fc00d1688f
commit: 70bf52ad28d50b7278e87dacf8f7df9af50d05c8 [40/87] drivers: firmware: add riscv SSE support
config: riscv-randconfig-2001-20261001 (https://download.01.org/0day-ci/archive/20261002/202610020009.P3ILnDi1-lkp@intel.com/config)
compiler: riscv64-linux-gcc (GCC) 8.5.0
reproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20261002/202610020009.P3ILnDi1-lkp@intel.com/reproduce)
If you fix the issue in a separate patch/commit (i.e. not just a new version of
the same patch/commit), kindly add following tags
| Reported-by: kernel test robot <lkp@intel.com>
| Closes: https://lore.kernel.org/oe-kbuild-all/202610020009.P3ILnDi1-lkp@intel.com/
All warnings (new ones prefixed by >>):
>> arch/riscv/kernel/sbi_sse.c:99:13: warning: 'arch_sse_flush_tlb_range' defined but not used [-Wunused-function]
static void arch_sse_flush_tlb_range(struct sse_event_arch_data *arch_evt,
^~~~~~~~~~~~~~~~~~~~~~~~
vim +/arch_sse_flush_tlb_range +99 arch/riscv/kernel/sbi_sse.c
95dfe3a59cd091 Clément Léger 2026-09-11 98
95dfe3a59cd091 Clément Léger 2026-09-11 @99 static void arch_sse_flush_tlb_range(struct sse_event_arch_data *arch_evt,
95dfe3a59cd091 Clément Léger 2026-09-11 100 unsigned long start, unsigned long size)
95dfe3a59cd091 Clément Léger 2026-09-11 101 {
95dfe3a59cd091 Clément Léger 2026-09-11 102 unsigned long end = start + size;
95dfe3a59cd091 Clément Léger 2026-09-11 103
95dfe3a59cd091 Clément Léger 2026-09-11 104 if (sse_event_is_global(arch_evt->evt_id))
95dfe3a59cd091 Clément Léger 2026-09-11 105 flush_tlb_kernel_range(start, end);
95dfe3a59cd091 Clément Léger 2026-09-11 106 else
95dfe3a59cd091 Clément Léger 2026-09-11 107 local_flush_tlb_kernel_range(start, end);
95dfe3a59cd091 Clément Léger 2026-09-11 108 }
95dfe3a59cd091 Clément Léger 2026-09-11 109
:::::: The code at line 99 was first introduced by commit
:::::: 95dfe3a59cd091457b7c6af4cc9179307bdb83ad riscv: add support for SBI Supervisor Software Events extension
:::::: TO: Clément Léger <cleger@rivosinc.com>
:::::: CC: Anup Patel <anup@brainfault.org>
--
0-DAY CI Kernel Test Service
https://github.com/intel/lkp-tests/wiki
reply other threads:[~2026-10-01 22:07 UTC|newest]
Thread overview: [no followups] expand[flat|nested] mbox.gz Atom feed
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=202610020009.P3ILnDi1-lkp@intel.com \
--to=lkp@intel.com \
--cc=anup@brainfault.org \
--cc=cleger@rivosinc.com \
--cc=himanshu.chauhan@oss.qualcomm.com \
--cc=oe-kbuild-all@lists.linux.dev \
--cc=zhangzhanpeng.jasper@bytedance.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.