From mboxrd@z Thu Jan 1 00:00:00 1970 Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.remote-ip=74.125.82.173 ARC-Seal: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; cv=none; t=1793257414; b=u9M8/WFiXT0mX6pF3j2H1wst17Ax1Uk7cgHgMHZ6DzYAPveZ07wBWl9Q/BXQCmjmOo1W WlB9NX8yMelSk6G8YC7TcAbR4VNo36IGCkDksaxauBcR4ehLTNJ2ZaMuVr2nPXGxG5APV ivvLAUOOJ7RLdYMD0VXN+ZXvSP1Q6sL+402i8KuTLFOwb2gMun1YV1659/GPvN6aq33k9 hEKmE1RBI0ocj1qPLJYnaaOVt3VaXEdk7sYJD/fLdpu3zGMxSVDDTyXShk/elQnvQXkli PVPBFHsishoFiVwXRHDD83ZBG+aK8ntHhMKVGR9saviQomBYxVnbObf8/EdMOje2YFg== ARC-Message-Signature: i=1; d=subspace.kernel.org; s=arc20261015; a=rsa-sha256; c=relaxed/relaxed; t=1793257414; h=DMARC-Filter:Received:DKIM-Signature:X-Google-DKIM-Signature: X-Forwarded-Encrypted:X-Gm-Message-State:X-Gm-Gg:X-Received:Received: From:Date:Subject:MIME-Version:Content-Type:Content-Transfer-Encoding: Message-Id:References:In-Reply-To:To:Cc:X-Mailer: X-Developer-Signature:X-Developer-Key; bh=1273Lnv8avGfgGzD04XRNzvbUAGjEyqYJHdrhK2HhzI=; b=rFu4rdDY6pSL1ya9pvjKNS++FH+AYNwMJhQM7JAxOb30x/BidqCjqiset2HPQ5BMl+v2 nHqPfa5ey89vEDZWnGvt0X04hLVIABdnCX2Ua71RchbV63bzxhS/fw2w3849KwfN2nkUB Q2mbLh/M8DFeZ0dM4kiCAwwJd8ZbA0dggj0eL5N4d2QLfHPrQfwqSMBAcTXo8lfz7aYKc yurlq7R41ojfdJst4K3M5sFLKDjVmzjrmuRuoo05Y62d3eR3rq5yJKWHs0WCyaSCFW/wg Op+gfIQUG7Gym3CPq6ZdoVsZEZdOZtOMZrNygv9j7DVvUowDTkV/+bER2PEiJJaeFXQ== ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256 header.s=20260707 header.b=OWalEAI0; arc=none smtp.remote-ip=74.125.82.173 Received: from mail-dy1-f173.google.com (mail-dy1-f173.google.com [74.125.82.173]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits) key-exchange X25519 server-signature ECDSA (prime256v1) server-digest SHA256) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 11896606A336 for ; Thu, 29 Oct 2026 07:03:33 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.4.2 smtp.subspace.kernel.org 11896606A336 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key, unprotected) header.d=gmail.com header.i=@gmail.com header.a=rsa-sha256 header.s=20260707 header.b=OWalEAI0 Received: by mail-dy1-f173.google.com with SMTP id 5a478bee46e88-36a1947498bso1031539eec.1 for ; Thu, 29 Oct 2026 00:03:33 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20260707; t=1793257413; x=1793862213; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:from:to:cc:subject:date :message-id:reply-to:content-type; bh=1273Lnv8avGfgGzD04XRNzvbUAGjEyqYJHdrhK2HhzI=; b=OWalEAI0b/36RIIgCHpfkAubaKOHeU1ahithdGR9yWljya2fhTZIVw1hVrJ5OfKQu5 4F1Jfd0JNMcNJ5pcs4WUMbpPAxsu/wRiOcxjhK1E1UAINYVBqcKo3/0njqMw6iicMmEi qHGL3BZZ13XQ/I2fRAYEX+CfTtXQ5WTpmzTnohoco+Dk5b1vkaJKeBKxACs6i1eBJKPH AvswBITvRVA4eW1VKxDmYIrz6VwGVPcm4ZwxNR1AJDa7kiByQHthbsLjNFIeDOoTJCFg tV5EFZmh6SIlkDUw2UN14EQzYlnZ/XqhF5g0rNZWIUB+ihXLTmBkoMjToWtDOUEA7mu7 c6Bg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20260707; t=1793257413; x=1793862213; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :content-type:mime-version:subject:date:from:x-gm-gg :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to :content-type; bh=1273Lnv8avGfgGzD04XRNzvbUAGjEyqYJHdrhK2HhzI=; b=iX+8ejV9EWCEfqJt2Mh4MK6G5GhzgeAI5sfu+QZvW0daQSptbnosx2FtS9EMgxwsp3 9QZdYUiGy/B9KldUqv95GVKbYeWCBek3zFRe+ycCQIO4QH8KN/xdV1bYSRWpvatK635U /52Uf4z09PxW6OlCvzkpwh9+bHbR+UkOHXqhoCkHpoWn7s+sxjKZnAWiK8gegSScyc8j fil9JINAi63lv14Trps5FaWEVe53aWfti8/0+0ZiinFX8FSkDCKP0kF0G4FwiCUSrIlT Xza+V4+yUcst0KNzGLm7JAmuqpW4cd2agCzTrslReBUaphs2XhgMYup+6BWz4S2VbzG/ 61HQ== X-Forwarded-Encrypted: i=1; AKwUvBxLyjOj7BhINq7UWv5ktk9Sgt5LaGeSuLOFppWjmczjMBjJTuTkvr93gT9Q1eHJu9OjUfurPriDNcFt@vger.kernel.org X-Gm-Message-State: AFq9FYKiUiWW5B8TYf5dYtZ223WigiP/iCpKMFmyM9T+s61RoZzk+M7j GBAvl8WFVjKMRF75TPj1Xp8QHFzHT8cuh8Ef1SuogEZJcglVKJSiYPfD X-Gm-Gg: AYBFou3KMRlQbHLzdpXnOuGZHSCLOTNLiAwMNvJazX3ntJPNqW+kL1Sf8aFw3xsI5rr NliszHP1yxGknGNRS4vThXnzrkycKMC3LQ6qS8voyuakbljEgBYPjJy5wHh3J7gTGBRcTTYnOyl EXTVayqdL2H4+arbiDLDDRK9w4j/5ddOU76za1JVwpHJCpYy9VuKD9oxC6p2jjbfW2e53DUx5EH GQ8o8DrJ6R7HSou9ejFjiXqC+GQbvVLobXlpjwR+5Tylaj2u/zbLa1dkLxLjxJuHMc1OLxspiy2 pc7bhhheDmAcvfmS9ie4m7mhjX/YxYDAiGVngkBnK/mahzZ2eO7W9kNEp0czKzgYlT6toHA+NZy knZ+1EPbCHlZuWFA20jKYkDP/31f6G6t2u11exIv9TT0elcszObyfhPgxXnZEMA5NuzV6Av/hVT 5Bqk7upf7S2mLf2uO9GJPSzpefKLb3tyt56lOLNj3fK2rl6ZYA3I2lMRuInN7IbqLkwZRrPr7PM i9AaGcopdkWEpTaysJ6I91SZkj/ozlOn3iGlNlgtzAJVgoHjwQ5I1uPtRDbjjn1nOTtUQqcrD53 WU1KiJPkCn9vjc9ozQi4uo8DHEO9Z0M969H5rpSWwZAYQMvl08ydg+Q62aoS//6AJjr0iquAnA6 z2NMra2Y= X-Received: by 2002:a05:7300:8801:b0:36a:3005:aa65 with SMTP id 5a478bee46e88-36a3005b037mr2542280eec.15.1793257412155; Thu, 29 Oct 2026 00:03:32 -0700 (PDT) Received: from Sobhana.localdomain ([152.58.200.233]) by smtp.gmail.com with ESMTPSA id 5a478bee46e88-36a2398fa4csm16955443eec.24.2026.10.29.00.03.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 29 Oct 2026 00:03:31 -0700 (PDT) From: Sreeshankar K Date: Thu, 29 Oct 2026 07:02:58 +0000 Subject: [PATCH RESEND v11 1/5] dt-bindings: clock: Add SM7250 global clock controller X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Post: List-Help: List-Subscribe: List-Unsubscribe: List-Owner: Precedence: list MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Message-Id: <20261029-master-v11-1-2c29e382162c@gmail.com> References: <20261029-master-v11-0-2c29e382162c@gmail.com> In-Reply-To: <20261029-master-v11-0-2c29e382162c@gmail.com> To: Bjorn Andersson , Stephen Boyd , Brian Masney , Jerome Brunet , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Konrad Dybcio , Danila Tikhonov , David Wronek , Abel Vesa , Robert Marko , Guru Das Srinagesh , "Rafael J. Wysocki" , Viresh Kumar , Manivannan Sadhasivam Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, Sreeshankar K , Krzysztof Kozlowski X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=ed25519-sha256; t=1793257394; l=7862; i=sreeshankar0910@gmail.com; s=20261029; h=from:subject:message-id; bh=nBxxpXvRkwxuIDSzgKJR0yVtU8AEZQhc81cBlZKnkRg=; b=mE35ORaF2Ztj2xqr8KK5oMURqGnGGI9xv/M8d/u+0G9Da/qCUd9y+9AI/QmHmAuOT6JqF7z3f oHEae2TT3RGAplPUzouHl6YVMCPjuqBBbI+4REl1NrGZQAdJ3YfBziz X-Developer-Key: i=sreeshankar0910@gmail.com; a=ed25519; pk=CGSHduvtn2hwLCNRXRc9s/fh6X8PH/zNdp08zC8hOuQ= Add device tree bindings for global clock controller on SM7250 SoC. Signed-off-by: Sreeshankar K Reviewed-by: Krzysztof Kozlowski --- .../devicetree/bindings/clock/qcom,sm6375-gcc.yaml | 4 +- include/dt-bindings/clock/qcom,sm7250-gcc.h | 163 +++++++++++++++++++++ 2 files changed, 166 insertions(+), 1 deletion(-) diff --git a/Documentation/devicetree/bindings/clock/qcom,sm6375-gcc.yaml b/Documentation/devicetree/bindings/clock/qcom,sm6375-gcc.yaml index b4ad2ad14..39a2d2839 100644 --- a/Documentation/devicetree/bindings/clock/qcom,sm6375-gcc.yaml +++ b/Documentation/devicetree/bindings/clock/qcom,sm6375-gcc.yaml @@ -4,13 +4,14 @@ $id: http://devicetree.org/schemas/clock/qcom,sm6375-gcc.yaml# $schema: http://devicetree.org/meta-schemas/core.yaml# -title: Qualcomm Global Clock & Reset Controller on SM6375 and SM7150 +title: Qualcomm Global Clock & Reset Controller on SM6375, SM7150 and SM7250 maintainers: - Konrad Dybcio - Bjorn Andersson - Danila Tikhonov - David Wronek + - Sreeshankar K description: | Qualcomm global clock control module provides the clocks, resets and power @@ -26,6 +27,7 @@ properties: enum: - qcom,sm6375-gcc - qcom,sm7150-gcc + - qcom,sm7250-gcc clocks: items: diff --git a/include/dt-bindings/clock/qcom,sm7250-gcc.h b/include/dt-bindings/clock/qcom,sm7250-gcc.h new file mode 100644 index 000000000..765fdc38f --- /dev/null +++ b/include/dt-bindings/clock/qcom,sm7250-gcc.h @@ -0,0 +1,163 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright (c) 2018-2019, The Linux Foundation. All rights reserved. + * Copyright (c) 2026, Sreeshankar K + */ + +#ifndef _DT_BINDINGS_CLK_QCOM_GCC_SM7250_H +#define _DT_BINDINGS_CLK_QCOM_GCC_SM7250_H + +/* GCC clocks */ +#define GPLL0 0 +#define GPLL0_OUT_EVEN 1 +#define GPLL6 2 +#define GPLL9 3 +#define GCC_AGGRE_UFS_PHY_AXI_CLK 4 +#define GCC_AGGRE_USB3_PRIM_AXI_CLK 5 +#define GCC_BOOT_ROM_AHB_CLK 6 +#define GCC_CAMERA_AHB_CLK 7 +#define GCC_CAMERA_HF_AXI_CLK 8 +#define GCC_CAMERA_SF_AXI_CLK 9 +#define GCC_CAMERA_XO_CLK 10 +#define GCC_CFG_NOC_USB3_PRIM_AXI_CLK 11 +#define GCC_CPUSS_AHB_CLK 12 +#define GCC_CPUSS_AHB_CLK_SRC 13 +#define GCC_CPUSS_GNOC_CLK 14 +#define GCC_CPUSS_RBCPR_CLK 15 +#define GCC_DDRSS_GPU_AXI_CLK 16 +#define GCC_DISP_GPLL0_CLK_SRC 17 +#define GCC_DISP_AHB_CLK 18 +#define GCC_DISP_HF_AXI_CLK 19 +#define GCC_DISP_SF_AXI_CLK 20 +#define GCC_DISP_XO_CLK 21 +#define GCC_GP1_CLK 22 +#define GCC_GP1_CLK_SRC 23 +#define GCC_GP2_CLK 24 +#define GCC_GP2_CLK_SRC 25 +#define GCC_GP3_CLK 26 +#define GCC_GP3_CLK_SRC 27 +#define GCC_GPU_CFG_AHB_CLK 28 +#define GCC_GPU_GPLL0_CLK_SRC 29 +#define GCC_GPU_GPLL0_DIV_CLK_SRC 30 +#define GCC_GPU_IREF_CLK 31 +#define GCC_GPU_MEMNOC_GFX_CLK 32 +#define GCC_GPU_SNOC_DVM_GFX_CLK 33 +#define GCC_NPU_AXI_CLK 34 +#define GCC_NPU_BWMON2_AXI_CLK 35 +#define GCC_NPU_BWMON_AXI_CLK 36 +#define GCC_NPU_BWMON_CFG_AHB_CLK 37 +#define GCC_NPU_CFG_AHB_CLK 38 +#define GCC_NPU_DMA_CLK 39 +#define GCC_NPU_GPLL0_CLK_SRC 40 +#define GCC_NPU_GPLL0_DIV_CLK_SRC 41 +#define GCC_PDM2_CLK 42 +#define GCC_PDM2_CLK_SRC 43 +#define GCC_PDM_AHB_CLK 44 +#define GCC_PDM_XO4_CLK 45 +#define GCC_PRNG_AHB_CLK 46 +#define GCC_QMIP_CAMERA_NRT_AHB_CLK 47 +#define GCC_QMIP_CAMERA_RT_AHB_CLK 48 +#define GCC_QMIP_DISP_AHB_CLK 49 +#define GCC_QMIP_RT_DISP_AHB_CLK 50 +#define GCC_QMIP_VIDEO_CVP_AHB_CLK 51 +#define GCC_QMIP_VIDEO_VCODEC_AHB_CLK 52 +#define GCC_QUPV3_WRAP0_CORE_2X_CLK 53 +#define GCC_QUPV3_WRAP0_CORE_CLK 54 +#define GCC_QUPV3_WRAP0_S0_CLK 55 +#define GCC_QUPV3_WRAP0_S0_CLK_SRC 56 +#define GCC_QUPV3_WRAP0_S1_CLK 57 +#define GCC_QUPV3_WRAP0_S1_CLK_SRC 58 +#define GCC_QUPV3_WRAP0_S2_CLK 59 +#define GCC_QUPV3_WRAP0_S2_CLK_SRC 60 +#define GCC_QUPV3_WRAP0_S3_CLK 61 +#define GCC_QUPV3_WRAP0_S3_CLK_SRC 62 +#define GCC_QUPV3_WRAP0_S4_CLK 63 +#define GCC_QUPV3_WRAP0_S4_CLK_SRC 64 +#define GCC_QUPV3_WRAP0_S5_CLK 65 +#define GCC_QUPV3_WRAP0_S5_CLK_SRC 66 +#define GCC_QUPV3_WRAP1_CORE_2X_CLK 67 +#define GCC_QUPV3_WRAP1_CORE_CLK 68 +#define GCC_QUPV3_WRAP1_S0_CLK 69 +#define GCC_QUPV3_WRAP1_S0_CLK_SRC 70 +#define GCC_QUPV3_WRAP1_S1_CLK 71 +#define GCC_QUPV3_WRAP1_S1_CLK_SRC 72 +#define GCC_QUPV3_WRAP1_S2_CLK 73 +#define GCC_QUPV3_WRAP1_S2_CLK_SRC 74 +#define GCC_QUPV3_WRAP1_S3_CLK 75 +#define GCC_QUPV3_WRAP1_S3_CLK_SRC 76 +#define GCC_QUPV3_WRAP1_S4_CLK 77 +#define GCC_QUPV3_WRAP1_S4_CLK_SRC 78 +#define GCC_QUPV3_WRAP1_S5_CLK 79 +#define GCC_QUPV3_WRAP1_S5_CLK_SRC 80 +#define GCC_QUPV3_WRAP_0_M_AHB_CLK 81 +#define GCC_QUPV3_WRAP_0_S_AHB_CLK 82 +#define GCC_QUPV3_WRAP_1_M_AHB_CLK 83 +#define GCC_QUPV3_WRAP_1_S_AHB_CLK 84 +#define GCC_SDCC1_AHB_CLK 85 +#define GCC_SDCC1_APPS_CLK 86 +#define GCC_SDCC1_APPS_CLK_SRC 87 +#define GCC_SDCC1_ICE_CORE_CLK 88 +#define GCC_SDCC1_ICE_CORE_CLK_SRC 89 +#define GCC_SDCC2_AHB_CLK 90 +#define GCC_SDCC2_APPS_CLK 91 +#define GCC_SDCC2_APPS_CLK_SRC 92 +#define GCC_SDCC4_AHB_CLK 93 +#define GCC_SDCC4_APPS_CLK 94 +#define GCC_SDCC4_APPS_CLK_SRC 95 +#define GCC_SYS_NOC_CPUSS_AHB_CLK 96 +#define GCC_UFS_1X_CLKREF_CLK 97 +#define GCC_UFS_PHY_AHB_CLK 98 +#define GCC_UFS_PHY_AXI_CLK 99 +#define GCC_UFS_PHY_AXI_CLK_SRC 100 +#define GCC_UFS_PHY_ICE_CORE_CLK 101 +#define GCC_UFS_PHY_ICE_CORE_CLK_SRC 102 +#define GCC_UFS_PHY_PHY_AUX_CLK 103 +#define GCC_UFS_PHY_PHY_AUX_CLK_SRC 104 +#define GCC_UFS_PHY_RX_SYMBOL_0_CLK 105 +#define GCC_UFS_PHY_RX_SYMBOL_1_CLK 106 +#define GCC_UFS_PHY_TX_SYMBOL_0_CLK 107 +#define GCC_UFS_PHY_UNIPRO_CORE_CLK 108 +#define GCC_UFS_PHY_UNIPRO_CORE_CLK_SRC 109 +#define GCC_USB30_PRIM_MASTER_CLK 110 +#define GCC_USB30_PRIM_MASTER_CLK_SRC 111 +#define GCC_USB30_PRIM_MOCK_UTMI_CLK 112 +#define GCC_USB30_PRIM_MOCK_UTMI_CLK_SRC 113 +#define GCC_USB30_PRIM_SLEEP_CLK 114 +#define GCC_USB3_PRIM_CLKREF_CLK 115 +#define GCC_USB3_PRIM_PHY_AUX_CLK 116 +#define GCC_USB3_PRIM_PHY_AUX_CLK_SRC 117 +#define GCC_USB3_PRIM_PHY_COM_AUX_CLK 118 +#define GCC_USB3_PRIM_PHY_PIPE_CLK 119 +#define GCC_VIDEO_AHB_CLK 120 +#define GCC_VIDEO_AXI_CLK 121 +#define GCC_VIDEO_XO_CLK 122 + +/* GCC resets */ +#define GCC_DPM_BCR 0 +#define GCC_GPU_BCR 1 +#define GCC_MMSS_BCR 2 +#define GCC_NPU_BWMON_BCR 3 +#define GCC_NPU_BCR 4 +#define GCC_PDM_BCR 5 +#define GCC_PRNG_BCR 6 +#define GCC_QUPV3_WRAPPER_0_BCR 7 +#define GCC_QUPV3_WRAPPER_1_BCR 8 +#define GCC_QUSB2PHY_PRIM_BCR 9 +#define GCC_SDCC1_BCR 10 +#define GCC_SDCC2_BCR 11 +#define GCC_SDCC4_BCR 12 +#define GCC_UFS_PHY_BCR 13 +#define GCC_USB30_PRIM_BCR 14 +#define GCC_USB3_DP_PHY_PRIM_BCR 15 +#define GCC_USB3_PHY_PRIM_BCR 16 +#define GCC_USB3PHY_PHY_PRIM_BCR 17 +#define GCC_USB_PHY_CFG_AHB2PHY_BCR 18 + +/* GCC power domains */ +#define UFS_PHY_GDSC 0 +#define USB30_PRIM_GDSC 1 +#define HLOS1_VOTE_MMNOC_MMU_TBU_HF0_GDSC 2 +#define HLOS1_VOTE_MMNOC_MMU_TBU_HF1_GDSC 3 +#define HLOS1_VOTE_MMNOC_MMU_TBU_SF0_GDSC 4 + +#endif -- 2.43.0