From: kernel test robot <lkp@intel.com>
To: Florian Fainelli <f.fainelli@gmail.com>, linux-mips@vger.kernel.org
Cc: oe-kbuild-all@lists.linux.dev, macro@orcam.me.uk,
Florian Fainelli <f.fainelli@gmail.com>,
Thomas Bogendoerfer <tsbogend@alpha.franken.de>,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH] MIPS: SiByte: Fix missing function prototypes
Date: Sat, 14 Nov 2026 03:31:44 +0800 [thread overview]
Message-ID: <202611140334.Ag9JVIC0-lkp@intel.com> (raw)
In-Reply-To: <20261112195824.298915-1-f.fainelli@gmail.com>
Hi Florian,
kernel test robot noticed the following build warnings:
[auto build test WARNING on linus/master]
[also build test WARNING on v7.4-rc2 next-20261112]
[If your patch is applied to the wrong git tree, kindly drop us a note.
And when submitting patch, we suggest to use '--base' as documented in
https://git-scm.com/docs/git-format-patch#_base_tree_information]
url: https://github.com/intel-lab-lkp/linux/commits/Florian-Fainelli/MIPS-SiByte-Fix-missing-function-prototypes/20261112-115739
base: linus/master
patch link: https://lore.kernel.org/r/20261112195824.298915-1-f.fainelli%40gmail.com
patch subject: [PATCH] MIPS: SiByte: Fix missing function prototypes
config: mips-ip27_defconfig (https://download.01.org/0day-ci/archive/20261114/202611140334.Ag9JVIC0-lkp@intel.com/config)
compiler: mips64-linux-gcc (GCC) 16.2.0
reproduce (this is a W=1 build): (https://download.01.org/0day-ci/archive/20261114/202611140334.Ag9JVIC0-lkp@intel.com/reproduce)
If you fix the issue in a separate patch/commit (i.e. not just a new version of
the same patch/commit), kindly add following tags
| Reported-by: kernel test robot <lkp@intel.com>
| Closes: https://lore.kernel.org/oe-kbuild-all/202611140334.Ag9JVIC0-lkp@intel.com/
All warnings (new ones prefixed by >>):
In file included from arch/mips/include/asm/sibyte/sb1250.h:28,
from arch/mips/mm/tlbex.c:40:
>> arch/mips/include/asm/sibyte/bcm1480_scd.h:261:9: warning: 'M_SPC_CFG_CLEAR' redefined
261 | #define M_SPC_CFG_CLEAR M_BCM1480_SPC_CFG_CLEAR
| ^~~~~~~~~~~~~~~
In file included from arch/mips/include/asm/sibyte/sb1250.h:27:
arch/mips/include/asm/sibyte/sb1250_scd.h:392:9: note: this is the location of the previous definition
392 | #define M_SPC_CFG_CLEAR _SB_MAKEMASK1(32)
| ^~~~~~~~~~~~~~~
>> arch/mips/include/asm/sibyte/bcm1480_scd.h:262:9: warning: 'M_SPC_CFG_ENABLE' redefined
262 | #define M_SPC_CFG_ENABLE M_BCM1480_SPC_CFG_ENABLE
| ^~~~~~~~~~~~~~~~
arch/mips/include/asm/sibyte/sb1250_scd.h:393:9: note: this is the location of the previous definition
393 | #define M_SPC_CFG_ENABLE _SB_MAKEMASK1(33)
| ^~~~~~~~~~~~~~~~
vim +/M_SPC_CFG_CLEAR +261 arch/mips/include/asm/sibyte/bcm1480_scd.h
4cbf2beac2265b3 include/asm-mips/sibyte/bcm1480_scd.h Andrew Isaacson 2005-10-19 252
4cbf2beac2265b3 include/asm-mips/sibyte/bcm1480_scd.h Andrew Isaacson 2005-10-19 253 /*
4cbf2beac2265b3 include/asm-mips/sibyte/bcm1480_scd.h Andrew Isaacson 2005-10-19 254 * System Performance Counter Control Register (Table 32)
4cbf2beac2265b3 include/asm-mips/sibyte/bcm1480_scd.h Andrew Isaacson 2005-10-19 255 * Register: PERF_CNT_CFG_1
4cbf2beac2265b3 include/asm-mips/sibyte/bcm1480_scd.h Andrew Isaacson 2005-10-19 256 * BCM1480 specific
4cbf2beac2265b3 include/asm-mips/sibyte/bcm1480_scd.h Andrew Isaacson 2005-10-19 257 */
4cbf2beac2265b3 include/asm-mips/sibyte/bcm1480_scd.h Andrew Isaacson 2005-10-19 258 #define M_BCM1480_SPC_CFG_CLEAR _SB_MAKEMASK1(0)
4cbf2beac2265b3 include/asm-mips/sibyte/bcm1480_scd.h Andrew Isaacson 2005-10-19 259 #define M_BCM1480_SPC_CFG_ENABLE _SB_MAKEMASK1(1)
8deab1144b55354 include/asm-mips/sibyte/bcm1480_scd.h Mark Mason 2007-03-28 260 #if SIBYTE_HDR_FEATURE_CHIP(1480)
8deab1144b55354 include/asm-mips/sibyte/bcm1480_scd.h Mark Mason 2007-03-28 @261 #define M_SPC_CFG_CLEAR M_BCM1480_SPC_CFG_CLEAR
8deab1144b55354 include/asm-mips/sibyte/bcm1480_scd.h Mark Mason 2007-03-28 @262 #define M_SPC_CFG_ENABLE M_BCM1480_SPC_CFG_ENABLE
8deab1144b55354 include/asm-mips/sibyte/bcm1480_scd.h Mark Mason 2007-03-28 263 #endif
4cbf2beac2265b3 include/asm-mips/sibyte/bcm1480_scd.h Andrew Isaacson 2005-10-19 264
--
0-DAY CI Kernel Test Service
https://github.com/intel/lkp-tests/wiki
prev parent reply other threads:[~2026-11-13 19:32 UTC|newest]
Thread overview: 3+ messages / expand[flat|nested] mbox.gz Atom feed top
2026-11-12 19:57 [PATCH] MIPS: SiByte: Fix missing function prototypes Florian Fainelli
2026-11-13 19:09 ` kernel test robot
2026-11-13 19:31 ` kernel test robot [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=202611140334.Ag9JVIC0-lkp@intel.com \
--to=lkp@intel.com \
--cc=f.fainelli@gmail.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mips@vger.kernel.org \
--cc=macro@orcam.me.uk \
--cc=oe-kbuild-all@lists.linux.dev \
--cc=tsbogend@alpha.franken.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.