All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <2188017.aNViITp28l@phil>

diff --git a/a/1.txt b/N1/1.txt
index 66b82c8..c34cf29 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -37,7 +37,7 @@ Am Donnerstag, 24. August 2017, 15:50:51 CEST schrieb Arnd Bergmann:
 >                 };
 >         };
 > 
-> +       vpu_mmu: iommu@ff9a0800 {
+> +       vpu_mmu: iommu at ff9a0800 {
 > +               compatible = "rockchip,iommu";
 > +               reg = <0x0 0xff9a0800 0x0 0x100>;
 > +               interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
@@ -46,7 +46,7 @@ Am Donnerstag, 24. August 2017, 15:50:51 CEST schrieb Arnd Bergmann:
 > +               status = "disabled";
 > +       };
 > +
-> +       hevc_mmu: iommu@ff9c0440 {
+> +       hevc_mmu: iommu at ff9c0440 {
 > +               compatible = "rockchip,iommu";
 > +               reg = <0x0 0xff9c0440 0x0 0x40>, <0x0 0xff9c0480 0x0 0x40>;
 > +               interrupts = <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>;
@@ -55,10 +55,10 @@ Am Donnerstag, 24. August 2017, 15:50:51 CEST schrieb Arnd Bergmann:
 > +               status = "disabled";
 > +       };
 > +
->  -      gpu: mali@ffa30000 {
+>  -      gpu: mali at ffa30000 {
 >  -              compatible = "rockchip,rk3288-mali", "arm,mali-t760",
 > "arm,mali-midgard";
->  +      gpu: gpu@ffa30000 {
+>  +      gpu: gpu at ffa30000 {
 >  +              compatible = "rockchip,rk3288-mali", "arm,mali-t760";
 > -               reg = <0xffa30000 0x10000>;
 > +               reg = <0x0 0xffa30000 0x0 0x10000>;
diff --git a/a/content_digest b/N1/content_digest
index c4ff7ee..1cfde12 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,13 +1,10 @@
  "ref\04088347.CX4PhsiguF@phil\0"
  "ref\02301603.fd1AhSc3fO@phil\0"
  "ref\0CAK8P3a3SKUoNPzCQMgnV=g+f3twBM_9Gn-=k0znx4cMRkeb9cQ@mail.gmail.com\0"
- "From\0Heiko Stuebner <heiko@sntech.de>\0"
- "Subject\0Re: [GIT PULL 2/2] second round of Rockchip dts32 changes for 4.14\0"
+ "From\0heiko@sntech.de (Heiko Stuebner)\0"
+ "Subject\0[GIT PULL 2/2] second round of Rockchip dts32 changes for 4.14\0"
  "Date\0Thu, 24 Aug 2017 16:14:23 +0200\0"
- "To\0Arnd Bergmann <arnd@arndb.de>\0"
- "Cc\0open list:ARM/Rockchip SoC support <linux-rockchip@lists.infradead.org>"
-  arm-soc <arm@kernel.org>
- " Linux ARM <linux-arm-kernel@lists.infradead.org>\0"
+ "To\0linux-arm-kernel@lists.infradead.org\0"
  "\00:1\0"
  "b\0"
  "Am Donnerstag, 24. August 2017, 15:50:51 CEST schrieb Arnd Bergmann:\n"
@@ -49,7 +46,7 @@
  ">                 };\n"
  ">         };\n"
  "> \n"
- "> +       vpu_mmu: iommu@ff9a0800 {\n"
+ "> +       vpu_mmu: iommu at ff9a0800 {\n"
  "> +               compatible = \"rockchip,iommu\";\n"
  "> +               reg = <0x0 0xff9a0800 0x0 0x100>;\n"
  "> +               interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;\n"
@@ -58,7 +55,7 @@
  "> +               status = \"disabled\";\n"
  "> +       };\n"
  "> +\n"
- "> +       hevc_mmu: iommu@ff9c0440 {\n"
+ "> +       hevc_mmu: iommu at ff9c0440 {\n"
  "> +               compatible = \"rockchip,iommu\";\n"
  "> +               reg = <0x0 0xff9c0440 0x0 0x40>, <0x0 0xff9c0480 0x0 0x40>;\n"
  "> +               interrupts = <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>;\n"
@@ -67,10 +64,10 @@
  "> +               status = \"disabled\";\n"
  "> +       };\n"
  "> +\n"
- ">  -      gpu: mali@ffa30000 {\n"
+ ">  -      gpu: mali at ffa30000 {\n"
  ">  -              compatible = \"rockchip,rk3288-mali\", \"arm,mali-t760\",\n"
  "> \"arm,mali-midgard\";\n"
- ">  +      gpu: gpu@ffa30000 {\n"
+ ">  +      gpu: gpu at ffa30000 {\n"
  ">  +              compatible = \"rockchip,rk3288-mali\", \"arm,mali-t760\";\n"
  "> -               reg = <0xffa30000 0x10000>;\n"
  "> +               reg = <0x0 0xffa30000 0x0 0x10000>;\n"
@@ -85,4 +82,4 @@
  "Thanks\n"
  Heiko
 
-47365d44b9c84f7454dab89a0e0ef63e4a404cd058de34e0e8d5a4d541324de9
+f372c9aaac7549957a3740cb993223e29145477bf12d81084418d9faeeb17f32

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.