From mboxrd@z Thu Jan  1 00:00:00 1970
From: Bartlomiej Zolnierkiewicz <b.zolnierkie@samsung.com>
Date: Fri, 27 Apr 2018 15:09:14 +0000
Subject: [PATCH] video: fbdev: omap2: remove rfbi
Message-Id: <2238944.jilJcacc6d@amdc3058>
List-Id: <linux-fbdev.vger.kernel.org>
References: <CGME20180427150914eucas1p14dd8df4a215014ddac990b0ccdb1805c@eucas1p1.samsung.com>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: Tomi Valkeinen <tomi.valkeinen@ti.com>
Cc: linux-fbdev@vger.kernel.org, linux-omap@vger.kernel.org, Laurent Pinchart <laurent.pinchart@ideasonboard.com>, dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org

omapfb equivalent of drm's commit aa61321d4c08 ("drm/omap: remove rfbi"):

The RFBI driver has not worked nor compiled for many years. There are
very few boards out there that use RFBI, and no one has stepped up to
fix it.

So let's remove the RFBI code that doesn't even compile.

Cc: Tomi Valkeinen <tomi.valkeinen@ti.com>
Cc: Laurent Pinchart <laurent.pinchart@ideasonboard.com>
Signed-off-by: Bartlomiej Zolnierkiewicz <b.zolnierkie@samsung.com>
---
 drivers/video/fbdev/omap2/omapfb/dss/Kconfig  |   13 
 drivers/video/fbdev/omap2/omapfb/dss/Makefile |    1 
 drivers/video/fbdev/omap2/omapfb/dss/core.c   |    6 
 drivers/video/fbdev/omap2/omapfb/dss/dss.h    |    4 
 drivers/video/fbdev/omap2/omapfb/dss/rfbi.c   | 1078 --------------------------
 include/video/omapfb_dss.h                    |   32 
 6 files changed, 1134 deletions(-)
 delete mode 100644 drivers/video/fbdev/omap2/omapfb/dss/rfbi.c

Index: b/drivers/video/fbdev/omap2/omapfb/dss/Kconfig
=================================--- a/drivers/video/fbdev/omap2/omapfb/dss/Kconfig	2018-04-27 16:24:48.171632007 +0200
+++ b/drivers/video/fbdev/omap2/omapfb/dss/Kconfig	2018-04-27 16:25:31.067633088 +0200
@@ -42,19 +42,6 @@ config FB_OMAP2_DSS_DPI
 	help
 	  DPI Interface. This is the Parallel Display Interface.
 
-config FB_OMAP2_DSS_RFBI
-	bool "RFBI support"
-	depends on BROKEN
-        default n
-	help
-	  MIPI DBI support (RFBI, Remote Framebuffer Interface, in Texas
-	  Instrument's terminology).
-
-	  DBI is a bus between the host processor and a peripheral,
-	  such as a display or a framebuffer chip.
-
-	  See http://www.mipi.org/ for DBI specifications.
-
 config FB_OMAP2_DSS_VENC
 	bool "VENC support"
         default y
Index: b/drivers/video/fbdev/omap2/omapfb/dss/Makefile
=================================--- a/drivers/video/fbdev/omap2/omapfb/dss/Makefile	2018-04-27 16:24:48.171632007 +0200
+++ b/drivers/video/fbdev/omap2/omapfb/dss/Makefile	2018-04-27 16:26:20.511634333 +0200
@@ -8,7 +8,6 @@ omapdss-y := core.o dss.o dss_features.o
 omapdss-y += manager.o manager-sysfs.o overlay.o overlay-sysfs.o apply.o \
 	dispc-compat.o display-sysfs.o
 omapdss-$(CONFIG_FB_OMAP2_DSS_DPI) += dpi.o
-omapdss-$(CONFIG_FB_OMAP2_DSS_RFBI) += rfbi.o
 omapdss-$(CONFIG_FB_OMAP2_DSS_VENC) += venc.o
 omapdss-$(CONFIG_FB_OMAP2_DSS_SDI) += sdi.o
 omapdss-$(CONFIG_FB_OMAP2_DSS_DSI) += dsi.o
Index: b/drivers/video/fbdev/omap2/omapfb/dss/core.c
=================================--- a/drivers/video/fbdev/omap2/omapfb/dss/core.c	2018-04-27 16:24:48.171632007 +0200
+++ b/drivers/video/fbdev/omap2/omapfb/dss/core.c	2018-04-27 16:26:00.675633833 +0200
@@ -251,9 +251,6 @@ static int (*dss_output_drv_reg_funcs[])
 #ifdef CONFIG_FB_OMAP2_DSS_SDI
 	sdi_init_platform_driver,
 #endif
-#ifdef CONFIG_FB_OMAP2_DSS_RFBI
-	rfbi_init_platform_driver,
-#endif
 #ifdef CONFIG_FB_OMAP2_DSS_VENC
 	venc_init_platform_driver,
 #endif
@@ -275,9 +272,6 @@ static void (*dss_output_drv_unreg_funcs
 #ifdef CONFIG_FB_OMAP2_DSS_VENC
 	venc_uninit_platform_driver,
 #endif
-#ifdef CONFIG_FB_OMAP2_DSS_RFBI
-	rfbi_uninit_platform_driver,
-#endif
 #ifdef CONFIG_FB_OMAP2_DSS_SDI
 	sdi_uninit_platform_driver,
 #endif
Index: b/drivers/video/fbdev/omap2/omapfb/dss/dss.h
=================================--- a/drivers/video/fbdev/omap2/omapfb/dss/dss.h	2018-04-27 16:24:48.171632007 +0200
+++ b/drivers/video/fbdev/omap2/omapfb/dss/dss.h	2018-04-27 16:24:48.171632007 +0200
@@ -472,10 +472,6 @@ void hdmi4_uninit_platform_driver(void);
 int hdmi5_init_platform_driver(void) __init;
 void hdmi5_uninit_platform_driver(void);
 
-/* RFBI */
-int rfbi_init_platform_driver(void) __init;
-void rfbi_uninit_platform_driver(void);
-
 
 #ifdef CONFIG_FB_OMAP2_DSS_COLLECT_IRQ_STATS
 static inline void dss_collect_irq_stats(u32 irqstatus, unsigned *irq_arr)
Index: b/drivers/video/fbdev/omap2/omapfb/dss/rfbi.c
=================================--- a/drivers/video/fbdev/omap2/omapfb/dss/rfbi.c	2018-04-27 16:24:42.223631857 +0200
+++ /dev/null	1970-01-01 00:00:00.000000000 +0000
@@ -1,1078 +0,0 @@
-/*
- * linux/drivers/video/omap2/dss/rfbi.c
- *
- * Copyright (C) 2009 Nokia Corporation
- * Author: Tomi Valkeinen <tomi.valkeinen@nokia.com>
- *
- * Some code and ideas taken from drivers/video/omap/ driver
- * by Imre Deak.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms of the GNU General Public License version 2 as published by
- * the Free Software Foundation.
- *
- * This program is distributed in the hope that it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License along with
- * this program.  If not, see <http://www.gnu.org/licenses/>.
- */
-
-#define DSS_SUBSYS_NAME "RFBI"
-
-#include <linux/kernel.h>
-#include <linux/dma-mapping.h>
-#include <linux/export.h>
-#include <linux/vmalloc.h>
-#include <linux/clk.h>
-#include <linux/io.h>
-#include <linux/delay.h>
-#include <linux/kfifo.h>
-#include <linux/ktime.h>
-#include <linux/hrtimer.h>
-#include <linux/seq_file.h>
-#include <linux/semaphore.h>
-#include <linux/platform_device.h>
-#include <linux/pm_runtime.h>
-#include <linux/component.h>
-
-#include <video/omapfb_dss.h>
-#include "dss.h"
-
-struct rfbi_reg { u16 idx; };
-
-#define RFBI_REG(idx)		((const struct rfbi_reg) { idx })
-
-#define RFBI_REVISION		RFBI_REG(0x0000)
-#define RFBI_SYSCONFIG		RFBI_REG(0x0010)
-#define RFBI_SYSSTATUS		RFBI_REG(0x0014)
-#define RFBI_CONTROL		RFBI_REG(0x0040)
-#define RFBI_PIXEL_CNT		RFBI_REG(0x0044)
-#define RFBI_LINE_NUMBER	RFBI_REG(0x0048)
-#define RFBI_CMD		RFBI_REG(0x004c)
-#define RFBI_PARAM		RFBI_REG(0x0050)
-#define RFBI_DATA		RFBI_REG(0x0054)
-#define RFBI_READ		RFBI_REG(0x0058)
-#define RFBI_STATUS		RFBI_REG(0x005c)
-
-#define RFBI_CONFIG(n)		RFBI_REG(0x0060 + (n)*0x18)
-#define RFBI_ONOFF_TIME(n)	RFBI_REG(0x0064 + (n)*0x18)
-#define RFBI_CYCLE_TIME(n)	RFBI_REG(0x0068 + (n)*0x18)
-#define RFBI_DATA_CYCLE1(n)	RFBI_REG(0x006c + (n)*0x18)
-#define RFBI_DATA_CYCLE2(n)	RFBI_REG(0x0070 + (n)*0x18)
-#define RFBI_DATA_CYCLE3(n)	RFBI_REG(0x0074 + (n)*0x18)
-
-#define RFBI_VSYNC_WIDTH	RFBI_REG(0x0090)
-#define RFBI_HSYNC_WIDTH	RFBI_REG(0x0094)
-
-#define REG_FLD_MOD(idx, val, start, end) \
-	rfbi_write_reg(idx, FLD_MOD(rfbi_read_reg(idx), val, start, end))
-
-enum omap_rfbi_cycleformat {
-	OMAP_DSS_RFBI_CYCLEFORMAT_1_1 = 0,
-	OMAP_DSS_RFBI_CYCLEFORMAT_2_1 = 1,
-	OMAP_DSS_RFBI_CYCLEFORMAT_3_1 = 2,
-	OMAP_DSS_RFBI_CYCLEFORMAT_3_2 = 3,
-};
-
-enum omap_rfbi_datatype {
-	OMAP_DSS_RFBI_DATATYPE_12 = 0,
-	OMAP_DSS_RFBI_DATATYPE_16 = 1,
-	OMAP_DSS_RFBI_DATATYPE_18 = 2,
-	OMAP_DSS_RFBI_DATATYPE_24 = 3,
-};
-
-enum omap_rfbi_parallelmode {
-	OMAP_DSS_RFBI_PARALLELMODE_8 = 0,
-	OMAP_DSS_RFBI_PARALLELMODE_9 = 1,
-	OMAP_DSS_RFBI_PARALLELMODE_12 = 2,
-	OMAP_DSS_RFBI_PARALLELMODE_16 = 3,
-};
-
-static int rfbi_convert_timings(struct rfbi_timings *t);
-static void rfbi_get_clk_info(u32 *clk_period, u32 *max_clk_div);
-
-static struct {
-	struct platform_device *pdev;
-	void __iomem	*base;
-
-	unsigned long	l4_khz;
-
-	enum omap_rfbi_datatype datatype;
-	enum omap_rfbi_parallelmode parallelmode;
-
-	enum omap_rfbi_te_mode te_mode;
-	int te_enabled;
-
-	void (*framedone_callback)(void *data);
-	void *framedone_callback_data;
-
-	struct omap_dss_device *dssdev[2];
-
-	struct semaphore bus_lock;
-
-	struct omap_video_timings timings;
-	int pixel_size;
-	int data_lines;
-	struct rfbi_timings intf_timings;
-
-	struct omap_dss_device output;
-} rfbi;
-
-static inline void rfbi_write_reg(const struct rfbi_reg idx, u32 val)
-{
-	__raw_writel(val, rfbi.base + idx.idx);
-}
-
-static inline u32 rfbi_read_reg(const struct rfbi_reg idx)
-{
-	return __raw_readl(rfbi.base + idx.idx);
-}
-
-static int rfbi_runtime_get(void)
-{
-	int r;
-
-	DSSDBG("rfbi_runtime_get\n");
-
-	r = pm_runtime_get_sync(&rfbi.pdev->dev);
-	WARN_ON(r < 0);
-	return r < 0 ? r : 0;
-}
-
-static void rfbi_runtime_put(void)
-{
-	int r;
-
-	DSSDBG("rfbi_runtime_put\n");
-
-	r = pm_runtime_put_sync(&rfbi.pdev->dev);
-	WARN_ON(r < 0 && r != -ENOSYS);
-}
-
-static void rfbi_bus_lock(void)
-{
-	down(&rfbi.bus_lock);
-}
-
-static void rfbi_bus_unlock(void)
-{
-	up(&rfbi.bus_lock);
-}
-
-static void rfbi_write_command(const void *buf, u32 len)
-{
-	switch (rfbi.parallelmode) {
-	case OMAP_DSS_RFBI_PARALLELMODE_8:
-	{
-		const u8 *b = buf;
-		for (; len; len--)
-			rfbi_write_reg(RFBI_CMD, *b++);
-		break;
-	}
-
-	case OMAP_DSS_RFBI_PARALLELMODE_16:
-	{
-		const u16 *w = buf;
-		BUG_ON(len & 1);
-		for (; len; len -= 2)
-			rfbi_write_reg(RFBI_CMD, *w++);
-		break;
-	}
-
-	case OMAP_DSS_RFBI_PARALLELMODE_9:
-	case OMAP_DSS_RFBI_PARALLELMODE_12:
-	default:
-		BUG();
-	}
-}
-
-static void rfbi_read_data(void *buf, u32 len)
-{
-	switch (rfbi.parallelmode) {
-	case OMAP_DSS_RFBI_PARALLELMODE_8:
-	{
-		u8 *b = buf;
-		for (; len; len--) {
-			rfbi_write_reg(RFBI_READ, 0);
-			*b++ = rfbi_read_reg(RFBI_READ);
-		}
-		break;
-	}
-
-	case OMAP_DSS_RFBI_PARALLELMODE_16:
-	{
-		u16 *w = buf;
-		BUG_ON(len & ~1);
-		for (; len; len -= 2) {
-			rfbi_write_reg(RFBI_READ, 0);
-			*w++ = rfbi_read_reg(RFBI_READ);
-		}
-		break;
-	}
-
-	case OMAP_DSS_RFBI_PARALLELMODE_9:
-	case OMAP_DSS_RFBI_PARALLELMODE_12:
-	default:
-		BUG();
-	}
-}
-
-static void rfbi_write_data(const void *buf, u32 len)
-{
-	switch (rfbi.parallelmode) {
-	case OMAP_DSS_RFBI_PARALLELMODE_8:
-	{
-		const u8 *b = buf;
-		for (; len; len--)
-			rfbi_write_reg(RFBI_PARAM, *b++);
-		break;
-	}
-
-	case OMAP_DSS_RFBI_PARALLELMODE_16:
-	{
-		const u16 *w = buf;
-		BUG_ON(len & 1);
-		for (; len; len -= 2)
-			rfbi_write_reg(RFBI_PARAM, *w++);
-		break;
-	}
-
-	case OMAP_DSS_RFBI_PARALLELMODE_9:
-	case OMAP_DSS_RFBI_PARALLELMODE_12:
-	default:
-		BUG();
-
-	}
-}
-
-static void rfbi_write_pixels(const void __iomem *buf, int scr_width,
-		u16 x, u16 y,
-		u16 w, u16 h)
-{
-	int start_offset = scr_width * y + x;
-	int horiz_offset = scr_width - w;
-	int i;
-
-	if (rfbi.datatype = OMAP_DSS_RFBI_DATATYPE_16 &&
-	   rfbi.parallelmode = OMAP_DSS_RFBI_PARALLELMODE_8) {
-		const u16 __iomem *pd = buf;
-		pd += start_offset;
-
-		for (; h; --h) {
-			for (i = 0; i < w; ++i) {
-				const u8 __iomem *b = (const u8 __iomem *)pd;
-				rfbi_write_reg(RFBI_PARAM, __raw_readb(b+1));
-				rfbi_write_reg(RFBI_PARAM, __raw_readb(b+0));
-				++pd;
-			}
-			pd += horiz_offset;
-		}
-	} else if (rfbi.datatype = OMAP_DSS_RFBI_DATATYPE_24 &&
-	   rfbi.parallelmode = OMAP_DSS_RFBI_PARALLELMODE_8) {
-		const u32 __iomem *pd = buf;
-		pd += start_offset;
-
-		for (; h; --h) {
-			for (i = 0; i < w; ++i) {
-				const u8 __iomem *b = (const u8 __iomem *)pd;
-				rfbi_write_reg(RFBI_PARAM, __raw_readb(b+2));
-				rfbi_write_reg(RFBI_PARAM, __raw_readb(b+1));
-				rfbi_write_reg(RFBI_PARAM, __raw_readb(b+0));
-				++pd;
-			}
-			pd += horiz_offset;
-		}
-	} else if (rfbi.datatype = OMAP_DSS_RFBI_DATATYPE_16 &&
-	   rfbi.parallelmode = OMAP_DSS_RFBI_PARALLELMODE_16) {
-		const u16 __iomem *pd = buf;
-		pd += start_offset;
-
-		for (; h; --h) {
-			for (i = 0; i < w; ++i) {
-				rfbi_write_reg(RFBI_PARAM, __raw_readw(pd));
-				++pd;
-			}
-			pd += horiz_offset;
-		}
-	} else {
-		BUG();
-	}
-}
-
-static int rfbi_transfer_area(struct omap_dss_device *dssdev,
-		void (*callback)(void *data), void *data)
-{
-	u32 l;
-	int r;
-	struct omap_overlay_manager *mgr = rfbi.output.manager;
-	u16 width = rfbi.timings.x_res;
-	u16 height = rfbi.timings.y_res;
-
-	/*BUG_ON(callback = 0);*/
-	BUG_ON(rfbi.framedone_callback != NULL);
-
-	DSSDBG("rfbi_transfer_area %dx%d\n", width, height);
-
-	dss_mgr_set_timings(mgr, &rfbi.timings);
-
-	r = dss_mgr_enable(mgr);
-	if (r)
-		return r;
-
-	rfbi.framedone_callback = callback;
-	rfbi.framedone_callback_data = data;
-
-	rfbi_write_reg(RFBI_PIXEL_CNT, width * height);
-
-	l = rfbi_read_reg(RFBI_CONTROL);
-	l = FLD_MOD(l, 1, 0, 0); /* enable */
-	if (!rfbi.te_enabled)
-		l = FLD_MOD(l, 1, 4, 4); /* ITE */
-
-	rfbi_write_reg(RFBI_CONTROL, l);
-
-	return 0;
-}
-
-static void framedone_callback(void *data)
-{
-	void (*callback)(void *data);
-
-	DSSDBG("FRAMEDONE\n");
-
-	REG_FLD_MOD(RFBI_CONTROL, 0, 0, 0);
-
-	callback = rfbi.framedone_callback;
-	rfbi.framedone_callback = NULL;
-
-	if (callback != NULL)
-		callback(rfbi.framedone_callback_data);
-}
-
-#if 1 /* VERBOSE */
-static void rfbi_print_timings(void)
-{
-	u32 l;
-	u32 time;
-
-	l = rfbi_read_reg(RFBI_CONFIG(0));
-	time = 1000000000 / rfbi.l4_khz;
-	if (l & (1 << 4))
-		time *= 2;
-
-	DSSDBG("Tick time %u ps\n", time);
-	l = rfbi_read_reg(RFBI_ONOFF_TIME(0));
-	DSSDBG("CSONTIME %d, CSOFFTIME %d, WEONTIME %d, WEOFFTIME %d, "
-		"REONTIME %d, REOFFTIME %d\n",
-		l & 0x0f, (l >> 4) & 0x3f, (l >> 10) & 0x0f, (l >> 14) & 0x3f,
-		(l >> 20) & 0x0f, (l >> 24) & 0x3f);
-
-	l = rfbi_read_reg(RFBI_CYCLE_TIME(0));
-	DSSDBG("WECYCLETIME %d, RECYCLETIME %d, CSPULSEWIDTH %d, "
-		"ACCESSTIME %d\n",
-		(l & 0x3f), (l >> 6) & 0x3f, (l >> 12) & 0x3f,
-		(l >> 22) & 0x3f);
-}
-#else
-static void rfbi_print_timings(void) {}
-#endif
-
-
-
-
-static u32 extif_clk_period;
-
-static inline unsigned long round_to_extif_ticks(unsigned long ps, int div)
-{
-	int bus_tick = extif_clk_period * div;
-	return (ps + bus_tick - 1) / bus_tick * bus_tick;
-}
-
-static int calc_reg_timing(struct rfbi_timings *t, int div)
-{
-	t->clk_div = div;
-
-	t->cs_on_time = round_to_extif_ticks(t->cs_on_time, div);
-
-	t->we_on_time = round_to_extif_ticks(t->we_on_time, div);
-	t->we_off_time = round_to_extif_ticks(t->we_off_time, div);
-	t->we_cycle_time = round_to_extif_ticks(t->we_cycle_time, div);
-
-	t->re_on_time = round_to_extif_ticks(t->re_on_time, div);
-	t->re_off_time = round_to_extif_ticks(t->re_off_time, div);
-	t->re_cycle_time = round_to_extif_ticks(t->re_cycle_time, div);
-
-	t->access_time = round_to_extif_ticks(t->access_time, div);
-	t->cs_off_time = round_to_extif_ticks(t->cs_off_time, div);
-	t->cs_pulse_width = round_to_extif_ticks(t->cs_pulse_width, div);
-
-	DSSDBG("[reg]cson %d csoff %d reon %d reoff %d\n",
-	       t->cs_on_time, t->cs_off_time, t->re_on_time, t->re_off_time);
-	DSSDBG("[reg]weon %d weoff %d recyc %d wecyc %d\n",
-	       t->we_on_time, t->we_off_time, t->re_cycle_time,
-	       t->we_cycle_time);
-	DSSDBG("[reg]rdaccess %d cspulse %d\n",
-	       t->access_time, t->cs_pulse_width);
-
-	return rfbi_convert_timings(t);
-}
-
-static int calc_extif_timings(struct rfbi_timings *t)
-{
-	u32 max_clk_div;
-	int div;
-
-	rfbi_get_clk_info(&extif_clk_period, &max_clk_div);
-	for (div = 1; div <= max_clk_div; div++) {
-		if (calc_reg_timing(t, div) = 0)
-			break;
-	}
-
-	if (div <= max_clk_div)
-		return 0;
-
-	DSSERR("can't setup timings\n");
-	return -1;
-}
-
-
-static void rfbi_set_timings(int rfbi_module, struct rfbi_timings *t)
-{
-	int r;
-
-	if (!t->converted) {
-		r = calc_extif_timings(t);
-		if (r < 0)
-			DSSERR("Failed to calc timings\n");
-	}
-
-	BUG_ON(!t->converted);
-
-	rfbi_write_reg(RFBI_ONOFF_TIME(rfbi_module), t->tim[0]);
-	rfbi_write_reg(RFBI_CYCLE_TIME(rfbi_module), t->tim[1]);
-
-	/* TIMEGRANULARITY */
-	REG_FLD_MOD(RFBI_CONFIG(rfbi_module),
-		    (t->tim[2] ? 1 : 0), 4, 4);
-
-	rfbi_print_timings();
-}
-
-static int ps_to_rfbi_ticks(int time, int div)
-{
-	unsigned long tick_ps;
-	int ret;
-
-	/* Calculate in picosecs to yield more exact results */
-	tick_ps = 1000000000 / (rfbi.l4_khz) * div;
-
-	ret = (time + tick_ps - 1) / tick_ps;
-
-	return ret;
-}
-
-static void rfbi_get_clk_info(u32 *clk_period, u32 *max_clk_div)
-{
-	*clk_period = 1000000000 / rfbi.l4_khz;
-	*max_clk_div = 2;
-}
-
-static int rfbi_convert_timings(struct rfbi_timings *t)
-{
-	u32 l;
-	int reon, reoff, weon, weoff, cson, csoff, cs_pulse;
-	int actim, recyc, wecyc;
-	int div = t->clk_div;
-
-	if (div <= 0 || div > 2)
-		return -1;
-
-	/* Make sure that after conversion it still holds that:
-	 * weoff > weon, reoff > reon, recyc >= reoff, wecyc >= weoff,
-	 * csoff > cson, csoff >= max(weoff, reoff), actim > reon
-	 */
-	weon = ps_to_rfbi_ticks(t->we_on_time, div);
-	weoff = ps_to_rfbi_ticks(t->we_off_time, div);
-	if (weoff <= weon)
-		weoff = weon + 1;
-	if (weon > 0x0f)
-		return -1;
-	if (weoff > 0x3f)
-		return -1;
-
-	reon = ps_to_rfbi_ticks(t->re_on_time, div);
-	reoff = ps_to_rfbi_ticks(t->re_off_time, div);
-	if (reoff <= reon)
-		reoff = reon + 1;
-	if (reon > 0x0f)
-		return -1;
-	if (reoff > 0x3f)
-		return -1;
-
-	cson = ps_to_rfbi_ticks(t->cs_on_time, div);
-	csoff = ps_to_rfbi_ticks(t->cs_off_time, div);
-	if (csoff <= cson)
-		csoff = cson + 1;
-	if (csoff < max(weoff, reoff))
-		csoff = max(weoff, reoff);
-	if (cson > 0x0f)
-		return -1;
-	if (csoff > 0x3f)
-		return -1;
-
-	l =  cson;
-	l |= csoff << 4;
-	l |= weon  << 10;
-	l |= weoff << 14;
-	l |= reon  << 20;
-	l |= reoff << 24;
-
-	t->tim[0] = l;
-
-	actim = ps_to_rfbi_ticks(t->access_time, div);
-	if (actim <= reon)
-		actim = reon + 1;
-	if (actim > 0x3f)
-		return -1;
-
-	wecyc = ps_to_rfbi_ticks(t->we_cycle_time, div);
-	if (wecyc < weoff)
-		wecyc = weoff;
-	if (wecyc > 0x3f)
-		return -1;
-
-	recyc = ps_to_rfbi_ticks(t->re_cycle_time, div);
-	if (recyc < reoff)
-		recyc = reoff;
-	if (recyc > 0x3f)
-		return -1;
-
-	cs_pulse = ps_to_rfbi_ticks(t->cs_pulse_width, div);
-	if (cs_pulse > 0x3f)
-		return -1;
-
-	l =  wecyc;
-	l |= recyc    << 6;
-	l |= cs_pulse << 12;
-	l |= actim    << 22;
-
-	t->tim[1] = l;
-
-	t->tim[2] = div - 1;
-
-	t->converted = 1;
-
-	return 0;
-}
-
-/* xxx FIX module selection missing */
-static int rfbi_setup_te(enum omap_rfbi_te_mode mode,
-			     unsigned hs_pulse_time, unsigned vs_pulse_time,
-			     int hs_pol_inv, int vs_pol_inv, int extif_div)
-{
-	int hs, vs;
-	int min;
-	u32 l;
-
-	hs = ps_to_rfbi_ticks(hs_pulse_time, 1);
-	vs = ps_to_rfbi_ticks(vs_pulse_time, 1);
-	if (hs < 2)
-		return -EDOM;
-	if (mode = OMAP_DSS_RFBI_TE_MODE_2)
-		min = 2;
-	else /* OMAP_DSS_RFBI_TE_MODE_1 */
-		min = 4;
-	if (vs < min)
-		return -EDOM;
-	if (vs = hs)
-		return -EINVAL;
-	rfbi.te_mode = mode;
-	DSSDBG("setup_te: mode %d hs %d vs %d hs_inv %d vs_inv %d\n",
-		mode, hs, vs, hs_pol_inv, vs_pol_inv);
-
-	rfbi_write_reg(RFBI_HSYNC_WIDTH, hs);
-	rfbi_write_reg(RFBI_VSYNC_WIDTH, vs);
-
-	l = rfbi_read_reg(RFBI_CONFIG(0));
-	if (hs_pol_inv)
-		l &= ~(1 << 21);
-	else
-		l |= 1 << 21;
-	if (vs_pol_inv)
-		l &= ~(1 << 20);
-	else
-		l |= 1 << 20;
-
-	return 0;
-}
-
-/* xxx FIX module selection missing */
-static int rfbi_enable_te(bool enable, unsigned line)
-{
-	u32 l;
-
-	DSSDBG("te %d line %d mode %d\n", enable, line, rfbi.te_mode);
-	if (line > (1 << 11) - 1)
-		return -EINVAL;
-
-	l = rfbi_read_reg(RFBI_CONFIG(0));
-	l &= ~(0x3 << 2);
-	if (enable) {
-		rfbi.te_enabled = 1;
-		l |= rfbi.te_mode << 2;
-	} else
-		rfbi.te_enabled = 0;
-	rfbi_write_reg(RFBI_CONFIG(0), l);
-	rfbi_write_reg(RFBI_LINE_NUMBER, line);
-
-	return 0;
-}
-
-static int rfbi_configure_bus(int rfbi_module, int bpp, int lines)
-{
-	u32 l;
-	int cycle1 = 0, cycle2 = 0, cycle3 = 0;
-	enum omap_rfbi_cycleformat cycleformat;
-	enum omap_rfbi_datatype datatype;
-	enum omap_rfbi_parallelmode parallelmode;
-
-	switch (bpp) {
-	case 12:
-		datatype = OMAP_DSS_RFBI_DATATYPE_12;
-		break;
-	case 16:
-		datatype = OMAP_DSS_RFBI_DATATYPE_16;
-		break;
-	case 18:
-		datatype = OMAP_DSS_RFBI_DATATYPE_18;
-		break;
-	case 24:
-		datatype = OMAP_DSS_RFBI_DATATYPE_24;
-		break;
-	default:
-		BUG();
-		return 1;
-	}
-	rfbi.datatype = datatype;
-
-	switch (lines) {
-	case 8:
-		parallelmode = OMAP_DSS_RFBI_PARALLELMODE_8;
-		break;
-	case 9:
-		parallelmode = OMAP_DSS_RFBI_PARALLELMODE_9;
-		break;
-	case 12:
-		parallelmode = OMAP_DSS_RFBI_PARALLELMODE_12;
-		break;
-	case 16:
-		parallelmode = OMAP_DSS_RFBI_PARALLELMODE_16;
-		break;
-	default:
-		BUG();
-		return 1;
-	}
-	rfbi.parallelmode = parallelmode;
-
-	if ((bpp % lines) = 0) {
-		switch (bpp / lines) {
-		case 1:
-			cycleformat = OMAP_DSS_RFBI_CYCLEFORMAT_1_1;
-			break;
-		case 2:
-			cycleformat = OMAP_DSS_RFBI_CYCLEFORMAT_2_1;
-			break;
-		case 3:
-			cycleformat = OMAP_DSS_RFBI_CYCLEFORMAT_3_1;
-			break;
-		default:
-			BUG();
-			return 1;
-		}
-	} else if ((2 * bpp % lines) = 0) {
-		if ((2 * bpp / lines) = 3)
-			cycleformat = OMAP_DSS_RFBI_CYCLEFORMAT_3_2;
-		else {
-			BUG();
-			return 1;
-		}
-	} else {
-		BUG();
-		return 1;
-	}
-
-	switch (cycleformat) {
-	case OMAP_DSS_RFBI_CYCLEFORMAT_1_1:
-		cycle1 = lines;
-		break;
-
-	case OMAP_DSS_RFBI_CYCLEFORMAT_2_1:
-		cycle1 = lines;
-		cycle2 = lines;
-		break;
-
-	case OMAP_DSS_RFBI_CYCLEFORMAT_3_1:
-		cycle1 = lines;
-		cycle2 = lines;
-		cycle3 = lines;
-		break;
-
-	case OMAP_DSS_RFBI_CYCLEFORMAT_3_2:
-		cycle1 = lines;
-		cycle2 = (lines / 2) | ((lines / 2) << 16);
-		cycle3 = (lines << 16);
-		break;
-	}
-
-	REG_FLD_MOD(RFBI_CONTROL, 0, 3, 2); /* clear CS */
-
-	l = 0;
-	l |= FLD_VAL(parallelmode, 1, 0);
-	l |= FLD_VAL(0, 3, 2);		/* TRIGGERMODE: ITE */
-	l |= FLD_VAL(0, 4, 4);		/* TIMEGRANULARITY */
-	l |= FLD_VAL(datatype, 6, 5);
-	/* l |= FLD_VAL(2, 8, 7); */	/* L4FORMAT, 2pix/L4 */
-	l |= FLD_VAL(0, 8, 7);	/* L4FORMAT, 1pix/L4 */
-	l |= FLD_VAL(cycleformat, 10, 9);
-	l |= FLD_VAL(0, 12, 11);	/* UNUSEDBITS */
-	l |= FLD_VAL(0, 16, 16);	/* A0POLARITY */
-	l |= FLD_VAL(0, 17, 17);	/* REPOLARITY */
-	l |= FLD_VAL(0, 18, 18);	/* WEPOLARITY */
-	l |= FLD_VAL(0, 19, 19);	/* CSPOLARITY */
-	l |= FLD_VAL(1, 20, 20);	/* TE_VSYNC_POLARITY */
-	l |= FLD_VAL(1, 21, 21);	/* HSYNCPOLARITY */
-	rfbi_write_reg(RFBI_CONFIG(rfbi_module), l);
-
-	rfbi_write_reg(RFBI_DATA_CYCLE1(rfbi_module), cycle1);
-	rfbi_write_reg(RFBI_DATA_CYCLE2(rfbi_module), cycle2);
-	rfbi_write_reg(RFBI_DATA_CYCLE3(rfbi_module), cycle3);
-
-
-	l = rfbi_read_reg(RFBI_CONTROL);
-	l = FLD_MOD(l, rfbi_module+1, 3, 2); /* Select CSx */
-	l = FLD_MOD(l, 0, 1, 1); /* clear bypass */
-	rfbi_write_reg(RFBI_CONTROL, l);
-
-
-	DSSDBG("RFBI config: bpp %d, lines %d, cycles: 0x%x 0x%x 0x%x\n",
-	       bpp, lines, cycle1, cycle2, cycle3);
-
-	return 0;
-}
-
-static int rfbi_configure(struct omap_dss_device *dssdev)
-{
-	return rfbi_configure_bus(dssdev->phy.rfbi.channel, rfbi.pixel_size,
-			rfbi.data_lines);
-}
-
-static int rfbi_update(struct omap_dss_device *dssdev, void (*callback)(void *),
-		void *data)
-{
-	return rfbi_transfer_area(dssdev, callback, data);
-}
-
-static void rfbi_set_size(struct omap_dss_device *dssdev, u16 w, u16 h)
-{
-	rfbi.timings.x_res = w;
-	rfbi.timings.y_res = h;
-}
-
-static void rfbi_set_pixel_size(struct omap_dss_device *dssdev, int pixel_size)
-{
-	rfbi.pixel_size = pixel_size;
-}
-
-static void rfbi_set_data_lines(struct omap_dss_device *dssdev, int data_lines)
-{
-	rfbi.data_lines = data_lines;
-}
-
-static void rfbi_set_interface_timings(struct omap_dss_device *dssdev,
-		struct rfbi_timings *timings)
-{
-	rfbi.intf_timings = *timings;
-}
-
-static void rfbi_dump_regs(struct seq_file *s)
-{
-#define DUMPREG(r) seq_printf(s, "%-35s %08x\n", #r, rfbi_read_reg(r))
-
-	if (rfbi_runtime_get())
-		return;
-
-	DUMPREG(RFBI_REVISION);
-	DUMPREG(RFBI_SYSCONFIG);
-	DUMPREG(RFBI_SYSSTATUS);
-	DUMPREG(RFBI_CONTROL);
-	DUMPREG(RFBI_PIXEL_CNT);
-	DUMPREG(RFBI_LINE_NUMBER);
-	DUMPREG(RFBI_CMD);
-	DUMPREG(RFBI_PARAM);
-	DUMPREG(RFBI_DATA);
-	DUMPREG(RFBI_READ);
-	DUMPREG(RFBI_STATUS);
-
-	DUMPREG(RFBI_CONFIG(0));
-	DUMPREG(RFBI_ONOFF_TIME(0));
-	DUMPREG(RFBI_CYCLE_TIME(0));
-	DUMPREG(RFBI_DATA_CYCLE1(0));
-	DUMPREG(RFBI_DATA_CYCLE2(0));
-	DUMPREG(RFBI_DATA_CYCLE3(0));
-
-	DUMPREG(RFBI_CONFIG(1));
-	DUMPREG(RFBI_ONOFF_TIME(1));
-	DUMPREG(RFBI_CYCLE_TIME(1));
-	DUMPREG(RFBI_DATA_CYCLE1(1));
-	DUMPREG(RFBI_DATA_CYCLE2(1));
-	DUMPREG(RFBI_DATA_CYCLE3(1));
-
-	DUMPREG(RFBI_VSYNC_WIDTH);
-	DUMPREG(RFBI_HSYNC_WIDTH);
-
-	rfbi_runtime_put();
-#undef DUMPREG
-}
-
-static void rfbi_config_lcd_manager(struct omap_dss_device *dssdev)
-{
-	struct omap_overlay_manager *mgr = rfbi.output.manager;
-	struct dss_lcd_mgr_config mgr_config;
-
-	mgr_config.io_pad_mode = DSS_IO_PAD_MODE_RFBI;
-
-	mgr_config.stallmode = true;
-	/* Do we need fifohandcheck for RFBI? */
-	mgr_config.fifohandcheck = false;
-
-	mgr_config.video_port_width = rfbi.pixel_size;
-	mgr_config.lcden_sig_polarity = 0;
-
-	dss_mgr_set_lcd_config(mgr, &mgr_config);
-
-	/*
-	 * Set rfbi.timings with default values, the x_res and y_res fields
-	 * are expected to be already configured by the panel driver via
-	 * omapdss_rfbi_set_size()
-	 */
-	rfbi.timings.hsw = 1;
-	rfbi.timings.hfp = 1;
-	rfbi.timings.hbp = 1;
-	rfbi.timings.vsw = 1;
-	rfbi.timings.vfp = 0;
-	rfbi.timings.vbp = 0;
-
-	rfbi.timings.interlace = false;
-	rfbi.timings.hsync_level = OMAPDSS_SIG_ACTIVE_HIGH;
-	rfbi.timings.vsync_level = OMAPDSS_SIG_ACTIVE_HIGH;
-	rfbi.timings.data_pclk_edge = OMAPDSS_DRIVE_SIG_RISING_EDGE;
-	rfbi.timings.de_level = OMAPDSS_SIG_ACTIVE_HIGH;
-	rfbi.timings.sync_pclk_edge = OMAPDSS_DRIVE_SIG_FALLING_EDGE;
-
-	dss_mgr_set_timings(mgr, &rfbi.timings);
-}
-
-static int rfbi_display_enable(struct omap_dss_device *dssdev)
-{
-	struct omap_dss_device *out = &rfbi.output;
-	int r;
-
-	if (out->manager = NULL) {
-		DSSERR("failed to enable display: no output/manager\n");
-		return -ENODEV;
-	}
-
-	r = rfbi_runtime_get();
-	if (r)
-		return r;
-
-	r = dss_mgr_register_framedone_handler(out->manager,
-			framedone_callback, NULL);
-	if (r) {
-		DSSERR("can't get FRAMEDONE irq\n");
-		goto err1;
-	}
-
-	rfbi_config_lcd_manager(dssdev);
-
-	rfbi_configure_bus(dssdev->phy.rfbi.channel, rfbi.pixel_size,
-			rfbi.data_lines);
-
-	rfbi_set_timings(dssdev->phy.rfbi.channel, &rfbi.intf_timings);
-
-	return 0;
-err1:
-	rfbi_runtime_put();
-	return r;
-}
-
-static void rfbi_display_disable(struct omap_dss_device *dssdev)
-{
-	struct omap_dss_device *out = &rfbi.output;
-
-	dss_mgr_unregister_framedone_handler(out->manager,
-			framedone_callback, NULL);
-
-	rfbi_runtime_put();
-}
-
-static int rfbi_init_display(struct omap_dss_device *dssdev)
-{
-	rfbi.dssdev[dssdev->phy.rfbi.channel] = dssdev;
-	return 0;
-}
-
-static void rfbi_init_output(struct platform_device *pdev)
-{
-	struct omap_dss_device *out = &rfbi.output;
-
-	out->dev = &pdev->dev;
-	out->id = OMAP_DSS_OUTPUT_DBI;
-	out->output_type = OMAP_DISPLAY_TYPE_DBI;
-	out->name = "rfbi.0";
-	out->dispc_channel = OMAP_DSS_CHANNEL_LCD;
-	out->owner = THIS_MODULE;
-
-	omapdss_register_output(out);
-}
-
-static void rfbi_uninit_output(struct platform_device *pdev)
-{
-	struct omap_dss_device *out = &rfbi.output;
-
-	omapdss_unregister_output(out);
-}
-
-/* RFBI HW IP initialisation */
-static int rfbi_bind(struct device *dev, struct device *master, void *data)
-{
-	struct platform_device *pdev = to_platform_device(dev);
-	u32 rev;
-	struct resource *rfbi_mem;
-	struct clk *clk;
-	int r;
-
-	rfbi.pdev = pdev;
-
-	sema_init(&rfbi.bus_lock, 1);
-
-	rfbi_mem = platform_get_resource(rfbi.pdev, IORESOURCE_MEM, 0);
-	if (!rfbi_mem) {
-		DSSERR("can't get IORESOURCE_MEM RFBI\n");
-		return -EINVAL;
-	}
-
-	rfbi.base = devm_ioremap(&pdev->dev, rfbi_mem->start,
-				 resource_size(rfbi_mem));
-	if (!rfbi.base) {
-		DSSERR("can't ioremap RFBI\n");
-		return -ENOMEM;
-	}
-
-	clk = clk_get(&pdev->dev, "ick");
-	if (IS_ERR(clk)) {
-		DSSERR("can't get ick\n");
-		return PTR_ERR(clk);
-	}
-
-	rfbi.l4_khz = clk_get_rate(clk) / 1000;
-
-	clk_put(clk);
-
-	pm_runtime_enable(&pdev->dev);
-
-	r = rfbi_runtime_get();
-	if (r)
-		goto err_runtime_get;
-
-	msleep(10);
-
-	rev = rfbi_read_reg(RFBI_REVISION);
-	dev_dbg(&pdev->dev, "OMAP RFBI rev %d.%d\n",
-	       FLD_GET(rev, 7, 4), FLD_GET(rev, 3, 0));
-
-	rfbi_runtime_put();
-
-	dss_debugfs_create_file("rfbi", rfbi_dump_regs);
-
-	rfbi_init_output(pdev);
-
-	return 0;
-
-err_runtime_get:
-	pm_runtime_disable(&pdev->dev);
-	return r;
-}
-
-static void rfbi_unbind(struct device *dev, struct device *master, void *data)
-{
-	struct platform_device *pdev = to_platform_device(dev);
-
-	rfbi_uninit_output(pdev);
-
-	pm_runtime_disable(&pdev->dev);
-
-	return 0;
-}
-
-static const struct component_ops rfbi_component_ops = {
-	.bind	= rfbi_bind,
-	.unbind	= rfbi_unbind,
-};
-
-static int rfbi_probe(struct platform_device *pdev)
-{
-	return component_add(&pdev->dev, &rfbi_component_ops);
-}
-
-static int rfbi_remove(struct platform_device *pdev)
-{
-	component_del(&pdev->dev, &rfbi_component_ops);
-	return 0;
-}
-
-static int rfbi_runtime_suspend(struct device *dev)
-{
-	dispc_runtime_put();
-
-	return 0;
-}
-
-static int rfbi_runtime_resume(struct device *dev)
-{
-	int r;
-
-	r = dispc_runtime_get();
-	if (r < 0)
-		return r;
-
-	return 0;
-}
-
-static const struct dev_pm_ops rfbi_pm_ops = {
-	.runtime_suspend = rfbi_runtime_suspend,
-	.runtime_resume = rfbi_runtime_resume,
-};
-
-static struct platform_driver omap_rfbihw_driver = {
-	.probe		= rfbi_probe,
-	.remove         = rfbi_remove,
-	.driver         = {
-		.name   = "omapdss_rfbi",
-		.pm	= &rfbi_pm_ops,
-		.suppress_bind_attrs = true,
-	},
-};
-
-int __init rfbi_init_platform_driver(void)
-{
-	return platform_driver_register(&omap_rfbihw_driver);
-}
-
-void rfbi_uninit_platform_driver(void)
-{
-	platform_driver_unregister(&omap_rfbihw_driver);
-}
Index: b/include/video/omapfb_dss.h
=================================--- a/include/video/omapfb_dss.h	2018-04-27 16:24:48.171632007 +0200
+++ b/include/video/omapfb_dss.h	2018-04-27 16:26:58.563635291 +0200
@@ -118,11 +118,6 @@ enum omap_dss_trans_key_type {
 	OMAP_DSS_COLOR_KEY_VID_SRC = 1,
 };
 
-enum omap_rfbi_te_mode {
-	OMAP_DSS_RFBI_TE_MODE_1 = 1,
-	OMAP_DSS_RFBI_TE_MODE_2 = 2,
-};
-
 enum omap_dss_signal_level {
 	OMAPDSS_SIG_ACTIVE_LOW,
 	OMAPDSS_SIG_ACTIVE_HIGH,
@@ -193,27 +188,6 @@ enum omap_dss_output_id {
 	OMAP_DSS_OUTPUT_HDMI	= 1 << 6,
 };
 
-/* RFBI */
-
-struct rfbi_timings {
-	int cs_on_time;
-	int cs_off_time;
-	int we_on_time;
-	int we_off_time;
-	int re_on_time;
-	int re_off_time;
-	int we_cycle_time;
-	int re_cycle_time;
-	int cs_pulse_width;
-	int access_time;
-
-	int clk_div;
-
-	u32 tim[5];             /* set by rfbi_convert_timings() */
-
-	int converted;
-};
-
 /* DSI */
 
 enum omap_dss_dsi_trans_mode {
@@ -645,11 +619,6 @@ struct omap_dss_device {
 		} dpi;
 
 		struct {
-			u8 channel;
-			u8 data_lines;
-		} rfbi;
-
-		struct {
 			u8 datapairs;
 		} sdi;
 
@@ -672,7 +641,6 @@ struct omap_dss_device {
 
 	struct {
 		u8 pixel_size;
-		struct rfbi_timings rfbi_timings;
 	} ctrl;
 
 	const char *name;


From mboxrd@z Thu Jan  1 00:00:00 1970
From: Bartlomiej Zolnierkiewicz <b.zolnierkie@samsung.com>
Subject: [PATCH] video: fbdev: omap2: remove rfbi
Date: Fri, 27 Apr 2018 17:09:14 +0200
Message-ID: <2238944.jilJcacc6d@amdc3058>
References: <CGME20180427150914eucas1p14dd8df4a215014ddac990b0ccdb1805c@eucas1p1.samsung.com>
Mime-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: base64
Return-path: <dri-devel-bounces@lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/dri-devel>,
 <mailto:dri-devel-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/dri-devel>
List-Post: <mailto:dri-devel@lists.freedesktop.org>
List-Help: <mailto:dri-devel-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/dri-devel>,
 <mailto:dri-devel-request@lists.freedesktop.org?subject=subscribe>
Errors-To: dri-devel-bounces@lists.freedesktop.org
Sender: "dri-devel" <dri-devel-bounces@lists.freedesktop.org>
To: Tomi Valkeinen <tomi.valkeinen@ti.com>
Cc: linux-fbdev@vger.kernel.org, linux-omap@vger.kernel.org, Laurent Pinchart <laurent.pinchart@ideasonboard.com>, dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org
List-Id: linux-omap@vger.kernel.org

b21hcGZiIGVxdWl2YWxlbnQgb2YgZHJtJ3MgY29tbWl0IGFhNjEzMjFkNGMwOCAoImRybS9vbWFw
OiByZW1vdmUgcmZiaSIpOgoKVGhlIFJGQkkgZHJpdmVyIGhhcyBub3Qgd29ya2VkIG5vciBjb21w
aWxlZCBmb3IgbWFueSB5ZWFycy4gVGhlcmUgYXJlCnZlcnkgZmV3IGJvYXJkcyBvdXQgdGhlcmUg
dGhhdCB1c2UgUkZCSSwgYW5kIG5vIG9uZSBoYXMgc3RlcHBlZCB1cCB0bwpmaXggaXQuCgpTbyBs
ZXQncyByZW1vdmUgdGhlIFJGQkkgY29kZSB0aGF0IGRvZXNuJ3QgZXZlbiBjb21waWxlLgoKQ2M6
IFRvbWkgVmFsa2VpbmVuIDx0b21pLnZhbGtlaW5lbkB0aS5jb20+CkNjOiBMYXVyZW50IFBpbmNo
YXJ0IDxsYXVyZW50LnBpbmNoYXJ0QGlkZWFzb25ib2FyZC5jb20+ClNpZ25lZC1vZmYtYnk6IEJh
cnRsb21pZWogWm9sbmllcmtpZXdpY3ogPGIuem9sbmllcmtpZUBzYW1zdW5nLmNvbT4KLS0tCiBk
cml2ZXJzL3ZpZGVvL2ZiZGV2L29tYXAyL29tYXBmYi9kc3MvS2NvbmZpZyAgfCAgIDEzIAogZHJp
dmVycy92aWRlby9mYmRldi9vbWFwMi9vbWFwZmIvZHNzL01ha2VmaWxlIHwgICAgMSAKIGRyaXZl
cnMvdmlkZW8vZmJkZXYvb21hcDIvb21hcGZiL2Rzcy9jb3JlLmMgICB8ICAgIDYgCiBkcml2ZXJz
L3ZpZGVvL2ZiZGV2L29tYXAyL29tYXBmYi9kc3MvZHNzLmggICAgfCAgICA0IAogZHJpdmVycy92
aWRlby9mYmRldi9vbWFwMi9vbWFwZmIvZHNzL3JmYmkuYyAgIHwgMTA3OCAtLS0tLS0tLS0tLS0t
LS0tLS0tLS0tLS0tLQogaW5jbHVkZS92aWRlby9vbWFwZmJfZHNzLmggICAgICAgICAgICAgICAg
ICAgIHwgICAzMiAKIDYgZmlsZXMgY2hhbmdlZCwgMTEzNCBkZWxldGlvbnMoLSkKIGRlbGV0ZSBt
b2RlIDEwMDY0NCBkcml2ZXJzL3ZpZGVvL2ZiZGV2L29tYXAyL29tYXBmYi9kc3MvcmZiaS5jCgpJ
bmRleDogYi9kcml2ZXJzL3ZpZGVvL2ZiZGV2L29tYXAyL29tYXBmYi9kc3MvS2NvbmZpZwo9PT09
PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09
PT09PT09Ci0tLSBhL2RyaXZlcnMvdmlkZW8vZmJkZXYvb21hcDIvb21hcGZiL2Rzcy9LY29uZmln
CTIwMTgtMDQtMjcgMTY6MjQ6NDguMTcxNjMyMDA3ICswMjAwCisrKyBiL2RyaXZlcnMvdmlkZW8v
ZmJkZXYvb21hcDIvb21hcGZiL2Rzcy9LY29uZmlnCTIwMTgtMDQtMjcgMTY6MjU6MzEuMDY3NjMz
MDg4ICswMjAwCkBAIC00MiwxOSArNDIsNiBAQCBjb25maWcgRkJfT01BUDJfRFNTX0RQSQogCWhl
bHAKIAkgIERQSSBJbnRlcmZhY2UuIFRoaXMgaXMgdGhlIFBhcmFsbGVsIERpc3BsYXkgSW50ZXJm
YWNlLgogCi1jb25maWcgRkJfT01BUDJfRFNTX1JGQkkKLQlib29sICJSRkJJIHN1cHBvcnQiCi0J
ZGVwZW5kcyBvbiBCUk9LRU4KLSAgICAgICAgZGVmYXVsdCBuCi0JaGVscAotCSAgTUlQSSBEQkkg
c3VwcG9ydCAoUkZCSSwgUmVtb3RlIEZyYW1lYnVmZmVyIEludGVyZmFjZSwgaW4gVGV4YXMKLQkg
IEluc3RydW1lbnQncyB0ZXJtaW5vbG9neSkuCi0KLQkgIERCSSBpcyBhIGJ1cyBiZXR3ZWVuIHRo
ZSBob3N0IHByb2Nlc3NvciBhbmQgYSBwZXJpcGhlcmFsLAotCSAgc3VjaCBhcyBhIGRpc3BsYXkg
b3IgYSBmcmFtZWJ1ZmZlciBjaGlwLgotCi0JICBTZWUgaHR0cDovL3d3dy5taXBpLm9yZy8gZm9y
IERCSSBzcGVjaWZpY2F0aW9ucy4KLQogY29uZmlnIEZCX09NQVAyX0RTU19WRU5DCiAJYm9vbCAi
VkVOQyBzdXBwb3J0IgogICAgICAgICBkZWZhdWx0IHkKSW5kZXg6IGIvZHJpdmVycy92aWRlby9m
YmRldi9vbWFwMi9vbWFwZmIvZHNzL01ha2VmaWxlCj09PT09PT09PT09PT09PT09PT09PT09PT09
PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT0KLS0tIGEvZHJpdmVycy92
aWRlby9mYmRldi9vbWFwMi9vbWFwZmIvZHNzL01ha2VmaWxlCTIwMTgtMDQtMjcgMTY6MjQ6NDgu
MTcxNjMyMDA3ICswMjAwCisrKyBiL2RyaXZlcnMvdmlkZW8vZmJkZXYvb21hcDIvb21hcGZiL2Rz
cy9NYWtlZmlsZQkyMDE4LTA0LTI3IDE2OjI2OjIwLjUxMTYzNDMzMyArMDIwMApAQCAtOCw3ICs4
LDYgQEAgb21hcGRzcy15IDo9IGNvcmUubyBkc3MubyBkc3NfZmVhdHVyZXMubwogb21hcGRzcy15
ICs9IG1hbmFnZXIubyBtYW5hZ2VyLXN5c2ZzLm8gb3ZlcmxheS5vIG92ZXJsYXktc3lzZnMubyBh
cHBseS5vIFwKIAlkaXNwYy1jb21wYXQubyBkaXNwbGF5LXN5c2ZzLm8KIG9tYXBkc3MtJChDT05G
SUdfRkJfT01BUDJfRFNTX0RQSSkgKz0gZHBpLm8KLW9tYXBkc3MtJChDT05GSUdfRkJfT01BUDJf
RFNTX1JGQkkpICs9IHJmYmkubwogb21hcGRzcy0kKENPTkZJR19GQl9PTUFQMl9EU1NfVkVOQykg
Kz0gdmVuYy5vCiBvbWFwZHNzLSQoQ09ORklHX0ZCX09NQVAyX0RTU19TREkpICs9IHNkaS5vCiBv
bWFwZHNzLSQoQ09ORklHX0ZCX09NQVAyX0RTU19EU0kpICs9IGRzaS5vCkluZGV4OiBiL2RyaXZl
cnMvdmlkZW8vZmJkZXYvb21hcDIvb21hcGZiL2Rzcy9jb3JlLmMKPT09PT09PT09PT09PT09PT09
PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PQotLS0gYS9k
cml2ZXJzL3ZpZGVvL2ZiZGV2L29tYXAyL29tYXBmYi9kc3MvY29yZS5jCTIwMTgtMDQtMjcgMTY6
MjQ6NDguMTcxNjMyMDA3ICswMjAwCisrKyBiL2RyaXZlcnMvdmlkZW8vZmJkZXYvb21hcDIvb21h
cGZiL2Rzcy9jb3JlLmMJMjAxOC0wNC0yNyAxNjoyNjowMC42NzU2MzM4MzMgKzAyMDAKQEAgLTI1
MSw5ICsyNTEsNiBAQCBzdGF0aWMgaW50ICgqZHNzX291dHB1dF9kcnZfcmVnX2Z1bmNzW10pCiAj
aWZkZWYgQ09ORklHX0ZCX09NQVAyX0RTU19TREkKIAlzZGlfaW5pdF9wbGF0Zm9ybV9kcml2ZXIs
CiAjZW5kaWYKLSNpZmRlZiBDT05GSUdfRkJfT01BUDJfRFNTX1JGQkkKLQlyZmJpX2luaXRfcGxh
dGZvcm1fZHJpdmVyLAotI2VuZGlmCiAjaWZkZWYgQ09ORklHX0ZCX09NQVAyX0RTU19WRU5DCiAJ
dmVuY19pbml0X3BsYXRmb3JtX2RyaXZlciwKICNlbmRpZgpAQCAtMjc1LDkgKzI3Miw2IEBAIHN0
YXRpYyB2b2lkICgqZHNzX291dHB1dF9kcnZfdW5yZWdfZnVuY3MKICNpZmRlZiBDT05GSUdfRkJf
T01BUDJfRFNTX1ZFTkMKIAl2ZW5jX3VuaW5pdF9wbGF0Zm9ybV9kcml2ZXIsCiAjZW5kaWYKLSNp
ZmRlZiBDT05GSUdfRkJfT01BUDJfRFNTX1JGQkkKLQlyZmJpX3VuaW5pdF9wbGF0Zm9ybV9kcml2
ZXIsCi0jZW5kaWYKICNpZmRlZiBDT05GSUdfRkJfT01BUDJfRFNTX1NESQogCXNkaV91bmluaXRf
cGxhdGZvcm1fZHJpdmVyLAogI2VuZGlmCkluZGV4OiBiL2RyaXZlcnMvdmlkZW8vZmJkZXYvb21h
cDIvb21hcGZiL2Rzcy9kc3MuaAo9PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09
PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09Ci0tLSBhL2RyaXZlcnMvdmlkZW8vZmJkZXYv
b21hcDIvb21hcGZiL2Rzcy9kc3MuaAkyMDE4LTA0LTI3IDE2OjI0OjQ4LjE3MTYzMjAwNyArMDIw
MAorKysgYi9kcml2ZXJzL3ZpZGVvL2ZiZGV2L29tYXAyL29tYXBmYi9kc3MvZHNzLmgJMjAxOC0w
NC0yNyAxNjoyNDo0OC4xNzE2MzIwMDcgKzAyMDAKQEAgLTQ3MiwxMCArNDcyLDYgQEAgdm9pZCBo
ZG1pNF91bmluaXRfcGxhdGZvcm1fZHJpdmVyKHZvaWQpOwogaW50IGhkbWk1X2luaXRfcGxhdGZv
cm1fZHJpdmVyKHZvaWQpIF9faW5pdDsKIHZvaWQgaGRtaTVfdW5pbml0X3BsYXRmb3JtX2RyaXZl
cih2b2lkKTsKIAotLyogUkZCSSAqLwotaW50IHJmYmlfaW5pdF9wbGF0Zm9ybV9kcml2ZXIodm9p
ZCkgX19pbml0Owotdm9pZCByZmJpX3VuaW5pdF9wbGF0Zm9ybV9kcml2ZXIodm9pZCk7Ci0KIAog
I2lmZGVmIENPTkZJR19GQl9PTUFQMl9EU1NfQ09MTEVDVF9JUlFfU1RBVFMKIHN0YXRpYyBpbmxp
bmUgdm9pZCBkc3NfY29sbGVjdF9pcnFfc3RhdHModTMyIGlycXN0YXR1cywgdW5zaWduZWQgKmly
cV9hcnIpCkluZGV4OiBiL2RyaXZlcnMvdmlkZW8vZmJkZXYvb21hcDIvb21hcGZiL2Rzcy9yZmJp
LmMKPT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09
PT09PT09PT09PT09PQotLS0gYS9kcml2ZXJzL3ZpZGVvL2ZiZGV2L29tYXAyL29tYXBmYi9kc3Mv
cmZiaS5jCTIwMTgtMDQtMjcgMTY6MjQ6NDIuMjIzNjMxODU3ICswMjAwCisrKyAvZGV2L251bGwJ
MTk3MC0wMS0wMSAwMDowMDowMC4wMDAwMDAwMDAgKzAwMDAKQEAgLTEsMTA3OCArMCwwIEBACi0v
KgotICogbGludXgvZHJpdmVycy92aWRlby9vbWFwMi9kc3MvcmZiaS5jCi0gKgotICogQ29weXJp
Z2h0IChDKSAyMDA5IE5va2lhIENvcnBvcmF0aW9uCi0gKiBBdXRob3I6IFRvbWkgVmFsa2VpbmVu
IDx0b21pLnZhbGtlaW5lbkBub2tpYS5jb20+Ci0gKgotICogU29tZSBjb2RlIGFuZCBpZGVhcyB0
YWtlbiBmcm9tIGRyaXZlcnMvdmlkZW8vb21hcC8gZHJpdmVyCi0gKiBieSBJbXJlIERlYWsuCi0g
KgotICogVGhpcyBwcm9ncmFtIGlzIGZyZWUgc29mdHdhcmU7IHlvdSBjYW4gcmVkaXN0cmlidXRl
IGl0IGFuZC9vciBtb2RpZnkgaXQKLSAqIHVuZGVyIHRoZSB0ZXJtcyBvZiB0aGUgR05VIEdlbmVy
YWwgUHVibGljIExpY2Vuc2UgdmVyc2lvbiAyIGFzIHB1Ymxpc2hlZCBieQotICogdGhlIEZyZWUg
U29mdHdhcmUgRm91bmRhdGlvbi4KLSAqCi0gKiBUaGlzIHByb2dyYW0gaXMgZGlzdHJpYnV0ZWQg
aW4gdGhlIGhvcGUgdGhhdCBpdCB3aWxsIGJlIHVzZWZ1bCwgYnV0IFdJVEhPVVQKLSAqIEFOWSBX
QVJSQU5UWTsgd2l0aG91dCBldmVuIHRoZSBpbXBsaWVkIHdhcnJhbnR5IG9mIE1FUkNIQU5UQUJJ
TElUWSBvcgotICogRklUTkVTUyBGT1IgQSBQQVJUSUNVTEFSIFBVUlBPU0UuICBTZWUgdGhlIEdO
VSBHZW5lcmFsIFB1YmxpYyBMaWNlbnNlIGZvcgotICogbW9yZSBkZXRhaWxzLgotICoKLSAqIFlv
dSBzaG91bGQgaGF2ZSByZWNlaXZlZCBhIGNvcHkgb2YgdGhlIEdOVSBHZW5lcmFsIFB1YmxpYyBM
aWNlbnNlIGFsb25nIHdpdGgKLSAqIHRoaXMgcHJvZ3JhbS4gIElmIG5vdCwgc2VlIDxodHRwOi8v
d3d3LmdudS5vcmcvbGljZW5zZXMvPi4KLSAqLwotCi0jZGVmaW5lIERTU19TVUJTWVNfTkFNRSAi
UkZCSSIKLQotI2luY2x1ZGUgPGxpbnV4L2tlcm5lbC5oPgotI2luY2x1ZGUgPGxpbnV4L2RtYS1t
YXBwaW5nLmg+Ci0jaW5jbHVkZSA8bGludXgvZXhwb3J0Lmg+Ci0jaW5jbHVkZSA8bGludXgvdm1h
bGxvYy5oPgotI2luY2x1ZGUgPGxpbnV4L2Nsay5oPgotI2luY2x1ZGUgPGxpbnV4L2lvLmg+Ci0j
aW5jbHVkZSA8bGludXgvZGVsYXkuaD4KLSNpbmNsdWRlIDxsaW51eC9rZmlmby5oPgotI2luY2x1
ZGUgPGxpbnV4L2t0aW1lLmg+Ci0jaW5jbHVkZSA8bGludXgvaHJ0aW1lci5oPgotI2luY2x1ZGUg
PGxpbnV4L3NlcV9maWxlLmg+Ci0jaW5jbHVkZSA8bGludXgvc2VtYXBob3JlLmg+Ci0jaW5jbHVk
ZSA8bGludXgvcGxhdGZvcm1fZGV2aWNlLmg+Ci0jaW5jbHVkZSA8bGludXgvcG1fcnVudGltZS5o
PgotI2luY2x1ZGUgPGxpbnV4L2NvbXBvbmVudC5oPgotCi0jaW5jbHVkZSA8dmlkZW8vb21hcGZi
X2Rzcy5oPgotI2luY2x1ZGUgImRzcy5oIgotCi1zdHJ1Y3QgcmZiaV9yZWcgeyB1MTYgaWR4OyB9
OwotCi0jZGVmaW5lIFJGQklfUkVHKGlkeCkJCSgoY29uc3Qgc3RydWN0IHJmYmlfcmVnKSB7IGlk
eCB9KQotCi0jZGVmaW5lIFJGQklfUkVWSVNJT04JCVJGQklfUkVHKDB4MDAwMCkKLSNkZWZpbmUg
UkZCSV9TWVNDT05GSUcJCVJGQklfUkVHKDB4MDAxMCkKLSNkZWZpbmUgUkZCSV9TWVNTVEFUVVMJ
CVJGQklfUkVHKDB4MDAxNCkKLSNkZWZpbmUgUkZCSV9DT05UUk9MCQlSRkJJX1JFRygweDAwNDAp
Ci0jZGVmaW5lIFJGQklfUElYRUxfQ05UCQlSRkJJX1JFRygweDAwNDQpCi0jZGVmaW5lIFJGQklf
TElORV9OVU1CRVIJUkZCSV9SRUcoMHgwMDQ4KQotI2RlZmluZSBSRkJJX0NNRAkJUkZCSV9SRUco
MHgwMDRjKQotI2RlZmluZSBSRkJJX1BBUkFNCQlSRkJJX1JFRygweDAwNTApCi0jZGVmaW5lIFJG
QklfREFUQQkJUkZCSV9SRUcoMHgwMDU0KQotI2RlZmluZSBSRkJJX1JFQUQJCVJGQklfUkVHKDB4
MDA1OCkKLSNkZWZpbmUgUkZCSV9TVEFUVVMJCVJGQklfUkVHKDB4MDA1YykKLQotI2RlZmluZSBS
RkJJX0NPTkZJRyhuKQkJUkZCSV9SRUcoMHgwMDYwICsgKG4pKjB4MTgpCi0jZGVmaW5lIFJGQklf
T05PRkZfVElNRShuKQlSRkJJX1JFRygweDAwNjQgKyAobikqMHgxOCkKLSNkZWZpbmUgUkZCSV9D
WUNMRV9USU1FKG4pCVJGQklfUkVHKDB4MDA2OCArIChuKSoweDE4KQotI2RlZmluZSBSRkJJX0RB
VEFfQ1lDTEUxKG4pCVJGQklfUkVHKDB4MDA2YyArIChuKSoweDE4KQotI2RlZmluZSBSRkJJX0RB
VEFfQ1lDTEUyKG4pCVJGQklfUkVHKDB4MDA3MCArIChuKSoweDE4KQotI2RlZmluZSBSRkJJX0RB
VEFfQ1lDTEUzKG4pCVJGQklfUkVHKDB4MDA3NCArIChuKSoweDE4KQotCi0jZGVmaW5lIFJGQklf
VlNZTkNfV0lEVEgJUkZCSV9SRUcoMHgwMDkwKQotI2RlZmluZSBSRkJJX0hTWU5DX1dJRFRICVJG
QklfUkVHKDB4MDA5NCkKLQotI2RlZmluZSBSRUdfRkxEX01PRChpZHgsIHZhbCwgc3RhcnQsIGVu
ZCkgXAotCXJmYmlfd3JpdGVfcmVnKGlkeCwgRkxEX01PRChyZmJpX3JlYWRfcmVnKGlkeCksIHZh
bCwgc3RhcnQsIGVuZCkpCi0KLWVudW0gb21hcF9yZmJpX2N5Y2xlZm9ybWF0IHsKLQlPTUFQX0RT
U19SRkJJX0NZQ0xFRk9STUFUXzFfMSA9IDAsCi0JT01BUF9EU1NfUkZCSV9DWUNMRUZPUk1BVF8y
XzEgPSAxLAotCU9NQVBfRFNTX1JGQklfQ1lDTEVGT1JNQVRfM18xID0gMiwKLQlPTUFQX0RTU19S
RkJJX0NZQ0xFRk9STUFUXzNfMiA9IDMsCi19OwotCi1lbnVtIG9tYXBfcmZiaV9kYXRhdHlwZSB7
Ci0JT01BUF9EU1NfUkZCSV9EQVRBVFlQRV8xMiA9IDAsCi0JT01BUF9EU1NfUkZCSV9EQVRBVFlQ
RV8xNiA9IDEsCi0JT01BUF9EU1NfUkZCSV9EQVRBVFlQRV8xOCA9IDIsCi0JT01BUF9EU1NfUkZC
SV9EQVRBVFlQRV8yNCA9IDMsCi19OwotCi1lbnVtIG9tYXBfcmZiaV9wYXJhbGxlbG1vZGUgewot
CU9NQVBfRFNTX1JGQklfUEFSQUxMRUxNT0RFXzggPSAwLAotCU9NQVBfRFNTX1JGQklfUEFSQUxM
RUxNT0RFXzkgPSAxLAotCU9NQVBfRFNTX1JGQklfUEFSQUxMRUxNT0RFXzEyID0gMiwKLQlPTUFQ
X0RTU19SRkJJX1BBUkFMTEVMTU9ERV8xNiA9IDMsCi19OwotCi1zdGF0aWMgaW50IHJmYmlfY29u
dmVydF90aW1pbmdzKHN0cnVjdCByZmJpX3RpbWluZ3MgKnQpOwotc3RhdGljIHZvaWQgcmZiaV9n
ZXRfY2xrX2luZm8odTMyICpjbGtfcGVyaW9kLCB1MzIgKm1heF9jbGtfZGl2KTsKLQotc3RhdGlj
IHN0cnVjdCB7Ci0Jc3RydWN0IHBsYXRmb3JtX2RldmljZSAqcGRldjsKLQl2b2lkIF9faW9tZW0J
KmJhc2U7Ci0KLQl1bnNpZ25lZCBsb25nCWw0X2toejsKLQotCWVudW0gb21hcF9yZmJpX2RhdGF0
eXBlIGRhdGF0eXBlOwotCWVudW0gb21hcF9yZmJpX3BhcmFsbGVsbW9kZSBwYXJhbGxlbG1vZGU7
Ci0KLQllbnVtIG9tYXBfcmZiaV90ZV9tb2RlIHRlX21vZGU7Ci0JaW50IHRlX2VuYWJsZWQ7Ci0K
LQl2b2lkICgqZnJhbWVkb25lX2NhbGxiYWNrKSh2b2lkICpkYXRhKTsKLQl2b2lkICpmcmFtZWRv
bmVfY2FsbGJhY2tfZGF0YTsKLQotCXN0cnVjdCBvbWFwX2Rzc19kZXZpY2UgKmRzc2RldlsyXTsK
LQotCXN0cnVjdCBzZW1hcGhvcmUgYnVzX2xvY2s7Ci0KLQlzdHJ1Y3Qgb21hcF92aWRlb190aW1p
bmdzIHRpbWluZ3M7Ci0JaW50IHBpeGVsX3NpemU7Ci0JaW50IGRhdGFfbGluZXM7Ci0Jc3RydWN0
IHJmYmlfdGltaW5ncyBpbnRmX3RpbWluZ3M7Ci0KLQlzdHJ1Y3Qgb21hcF9kc3NfZGV2aWNlIG91
dHB1dDsKLX0gcmZiaTsKLQotc3RhdGljIGlubGluZSB2b2lkIHJmYmlfd3JpdGVfcmVnKGNvbnN0
IHN0cnVjdCByZmJpX3JlZyBpZHgsIHUzMiB2YWwpCi17Ci0JX19yYXdfd3JpdGVsKHZhbCwgcmZi
aS5iYXNlICsgaWR4LmlkeCk7Ci19Ci0KLXN0YXRpYyBpbmxpbmUgdTMyIHJmYmlfcmVhZF9yZWco
Y29uc3Qgc3RydWN0IHJmYmlfcmVnIGlkeCkKLXsKLQlyZXR1cm4gX19yYXdfcmVhZGwocmZiaS5i
YXNlICsgaWR4LmlkeCk7Ci19Ci0KLXN0YXRpYyBpbnQgcmZiaV9ydW50aW1lX2dldCh2b2lkKQot
ewotCWludCByOwotCi0JRFNTREJHKCJyZmJpX3J1bnRpbWVfZ2V0XG4iKTsKLQotCXIgPSBwbV9y
dW50aW1lX2dldF9zeW5jKCZyZmJpLnBkZXYtPmRldik7Ci0JV0FSTl9PTihyIDwgMCk7Ci0JcmV0
dXJuIHIgPCAwID8gciA6IDA7Ci19Ci0KLXN0YXRpYyB2b2lkIHJmYmlfcnVudGltZV9wdXQodm9p
ZCkKLXsKLQlpbnQgcjsKLQotCURTU0RCRygicmZiaV9ydW50aW1lX3B1dFxuIik7Ci0KLQlyID0g
cG1fcnVudGltZV9wdXRfc3luYygmcmZiaS5wZGV2LT5kZXYpOwotCVdBUk5fT04ociA8IDAgJiYg
ciAhPSAtRU5PU1lTKTsKLX0KLQotc3RhdGljIHZvaWQgcmZiaV9idXNfbG9jayh2b2lkKQotewot
CWRvd24oJnJmYmkuYnVzX2xvY2spOwotfQotCi1zdGF0aWMgdm9pZCByZmJpX2J1c191bmxvY2so
dm9pZCkKLXsKLQl1cCgmcmZiaS5idXNfbG9jayk7Ci19Ci0KLXN0YXRpYyB2b2lkIHJmYmlfd3Jp
dGVfY29tbWFuZChjb25zdCB2b2lkICpidWYsIHUzMiBsZW4pCi17Ci0Jc3dpdGNoIChyZmJpLnBh
cmFsbGVsbW9kZSkgewotCWNhc2UgT01BUF9EU1NfUkZCSV9QQVJBTExFTE1PREVfODoKLQl7Ci0J
CWNvbnN0IHU4ICpiID0gYnVmOwotCQlmb3IgKDsgbGVuOyBsZW4tLSkKLQkJCXJmYmlfd3JpdGVf
cmVnKFJGQklfQ01ELCAqYisrKTsKLQkJYnJlYWs7Ci0JfQotCi0JY2FzZSBPTUFQX0RTU19SRkJJ
X1BBUkFMTEVMTU9ERV8xNjoKLQl7Ci0JCWNvbnN0IHUxNiAqdyA9IGJ1ZjsKLQkJQlVHX09OKGxl
biAmIDEpOwotCQlmb3IgKDsgbGVuOyBsZW4gLT0gMikKLQkJCXJmYmlfd3JpdGVfcmVnKFJGQklf
Q01ELCAqdysrKTsKLQkJYnJlYWs7Ci0JfQotCi0JY2FzZSBPTUFQX0RTU19SRkJJX1BBUkFMTEVM
TU9ERV85OgotCWNhc2UgT01BUF9EU1NfUkZCSV9QQVJBTExFTE1PREVfMTI6Ci0JZGVmYXVsdDoK
LQkJQlVHKCk7Ci0JfQotfQotCi1zdGF0aWMgdm9pZCByZmJpX3JlYWRfZGF0YSh2b2lkICpidWYs
IHUzMiBsZW4pCi17Ci0Jc3dpdGNoIChyZmJpLnBhcmFsbGVsbW9kZSkgewotCWNhc2UgT01BUF9E
U1NfUkZCSV9QQVJBTExFTE1PREVfODoKLQl7Ci0JCXU4ICpiID0gYnVmOwotCQlmb3IgKDsgbGVu
OyBsZW4tLSkgewotCQkJcmZiaV93cml0ZV9yZWcoUkZCSV9SRUFELCAwKTsKLQkJCSpiKysgPSBy
ZmJpX3JlYWRfcmVnKFJGQklfUkVBRCk7Ci0JCX0KLQkJYnJlYWs7Ci0JfQotCi0JY2FzZSBPTUFQ
X0RTU19SRkJJX1BBUkFMTEVMTU9ERV8xNjoKLQl7Ci0JCXUxNiAqdyA9IGJ1ZjsKLQkJQlVHX09O
KGxlbiAmIH4xKTsKLQkJZm9yICg7IGxlbjsgbGVuIC09IDIpIHsKLQkJCXJmYmlfd3JpdGVfcmVn
KFJGQklfUkVBRCwgMCk7Ci0JCQkqdysrID0gcmZiaV9yZWFkX3JlZyhSRkJJX1JFQUQpOwotCQl9
Ci0JCWJyZWFrOwotCX0KLQotCWNhc2UgT01BUF9EU1NfUkZCSV9QQVJBTExFTE1PREVfOToKLQlj
YXNlIE9NQVBfRFNTX1JGQklfUEFSQUxMRUxNT0RFXzEyOgotCWRlZmF1bHQ6Ci0JCUJVRygpOwot
CX0KLX0KLQotc3RhdGljIHZvaWQgcmZiaV93cml0ZV9kYXRhKGNvbnN0IHZvaWQgKmJ1ZiwgdTMy
IGxlbikKLXsKLQlzd2l0Y2ggKHJmYmkucGFyYWxsZWxtb2RlKSB7Ci0JY2FzZSBPTUFQX0RTU19S
RkJJX1BBUkFMTEVMTU9ERV84OgotCXsKLQkJY29uc3QgdTggKmIgPSBidWY7Ci0JCWZvciAoOyBs
ZW47IGxlbi0tKQotCQkJcmZiaV93cml0ZV9yZWcoUkZCSV9QQVJBTSwgKmIrKyk7Ci0JCWJyZWFr
OwotCX0KLQotCWNhc2UgT01BUF9EU1NfUkZCSV9QQVJBTExFTE1PREVfMTY6Ci0JewotCQljb25z
dCB1MTYgKncgPSBidWY7Ci0JCUJVR19PTihsZW4gJiAxKTsKLQkJZm9yICg7IGxlbjsgbGVuIC09
IDIpCi0JCQlyZmJpX3dyaXRlX3JlZyhSRkJJX1BBUkFNLCAqdysrKTsKLQkJYnJlYWs7Ci0JfQot
Ci0JY2FzZSBPTUFQX0RTU19SRkJJX1BBUkFMTEVMTU9ERV85OgotCWNhc2UgT01BUF9EU1NfUkZC
SV9QQVJBTExFTE1PREVfMTI6Ci0JZGVmYXVsdDoKLQkJQlVHKCk7Ci0KLQl9Ci19Ci0KLXN0YXRp
YyB2b2lkIHJmYmlfd3JpdGVfcGl4ZWxzKGNvbnN0IHZvaWQgX19pb21lbSAqYnVmLCBpbnQgc2Ny
X3dpZHRoLAotCQl1MTYgeCwgdTE2IHksCi0JCXUxNiB3LCB1MTYgaCkKLXsKLQlpbnQgc3RhcnRf
b2Zmc2V0ID0gc2NyX3dpZHRoICogeSArIHg7Ci0JaW50IGhvcml6X29mZnNldCA9IHNjcl93aWR0
aCAtIHc7Ci0JaW50IGk7Ci0KLQlpZiAocmZiaS5kYXRhdHlwZSA9PSBPTUFQX0RTU19SRkJJX0RB
VEFUWVBFXzE2ICYmCi0JICAgcmZiaS5wYXJhbGxlbG1vZGUgPT0gT01BUF9EU1NfUkZCSV9QQVJB
TExFTE1PREVfOCkgewotCQljb25zdCB1MTYgX19pb21lbSAqcGQgPSBidWY7Ci0JCXBkICs9IHN0
YXJ0X29mZnNldDsKLQotCQlmb3IgKDsgaDsgLS1oKSB7Ci0JCQlmb3IgKGkgPSAwOyBpIDwgdzsg
KytpKSB7Ci0JCQkJY29uc3QgdTggX19pb21lbSAqYiA9IChjb25zdCB1OCBfX2lvbWVtICopcGQ7
Ci0JCQkJcmZiaV93cml0ZV9yZWcoUkZCSV9QQVJBTSwgX19yYXdfcmVhZGIoYisxKSk7Ci0JCQkJ
cmZiaV93cml0ZV9yZWcoUkZCSV9QQVJBTSwgX19yYXdfcmVhZGIoYiswKSk7Ci0JCQkJKytwZDsK
LQkJCX0KLQkJCXBkICs9IGhvcml6X29mZnNldDsKLQkJfQotCX0gZWxzZSBpZiAocmZiaS5kYXRh
dHlwZSA9PSBPTUFQX0RTU19SRkJJX0RBVEFUWVBFXzI0ICYmCi0JICAgcmZiaS5wYXJhbGxlbG1v
ZGUgPT0gT01BUF9EU1NfUkZCSV9QQVJBTExFTE1PREVfOCkgewotCQljb25zdCB1MzIgX19pb21l
bSAqcGQgPSBidWY7Ci0JCXBkICs9IHN0YXJ0X29mZnNldDsKLQotCQlmb3IgKDsgaDsgLS1oKSB7
Ci0JCQlmb3IgKGkgPSAwOyBpIDwgdzsgKytpKSB7Ci0JCQkJY29uc3QgdTggX19pb21lbSAqYiA9
IChjb25zdCB1OCBfX2lvbWVtICopcGQ7Ci0JCQkJcmZiaV93cml0ZV9yZWcoUkZCSV9QQVJBTSwg
X19yYXdfcmVhZGIoYisyKSk7Ci0JCQkJcmZiaV93cml0ZV9yZWcoUkZCSV9QQVJBTSwgX19yYXdf
cmVhZGIoYisxKSk7Ci0JCQkJcmZiaV93cml0ZV9yZWcoUkZCSV9QQVJBTSwgX19yYXdfcmVhZGIo
YiswKSk7Ci0JCQkJKytwZDsKLQkJCX0KLQkJCXBkICs9IGhvcml6X29mZnNldDsKLQkJfQotCX0g
ZWxzZSBpZiAocmZiaS5kYXRhdHlwZSA9PSBPTUFQX0RTU19SRkJJX0RBVEFUWVBFXzE2ICYmCi0J
ICAgcmZiaS5wYXJhbGxlbG1vZGUgPT0gT01BUF9EU1NfUkZCSV9QQVJBTExFTE1PREVfMTYpIHsK
LQkJY29uc3QgdTE2IF9faW9tZW0gKnBkID0gYnVmOwotCQlwZCArPSBzdGFydF9vZmZzZXQ7Ci0K
LQkJZm9yICg7IGg7IC0taCkgewotCQkJZm9yIChpID0gMDsgaSA8IHc7ICsraSkgewotCQkJCXJm
Ymlfd3JpdGVfcmVnKFJGQklfUEFSQU0sIF9fcmF3X3JlYWR3KHBkKSk7Ci0JCQkJKytwZDsKLQkJ
CX0KLQkJCXBkICs9IGhvcml6X29mZnNldDsKLQkJfQotCX0gZWxzZSB7Ci0JCUJVRygpOwotCX0K
LX0KLQotc3RhdGljIGludCByZmJpX3RyYW5zZmVyX2FyZWEoc3RydWN0IG9tYXBfZHNzX2Rldmlj
ZSAqZHNzZGV2LAotCQl2b2lkICgqY2FsbGJhY2spKHZvaWQgKmRhdGEpLCB2b2lkICpkYXRhKQot
ewotCXUzMiBsOwotCWludCByOwotCXN0cnVjdCBvbWFwX292ZXJsYXlfbWFuYWdlciAqbWdyID0g
cmZiaS5vdXRwdXQubWFuYWdlcjsKLQl1MTYgd2lkdGggPSByZmJpLnRpbWluZ3MueF9yZXM7Ci0J
dTE2IGhlaWdodCA9IHJmYmkudGltaW5ncy55X3JlczsKLQotCS8qQlVHX09OKGNhbGxiYWNrID09
IDApOyovCi0JQlVHX09OKHJmYmkuZnJhbWVkb25lX2NhbGxiYWNrICE9IE5VTEwpOwotCi0JRFNT
REJHKCJyZmJpX3RyYW5zZmVyX2FyZWEgJWR4JWRcbiIsIHdpZHRoLCBoZWlnaHQpOwotCi0JZHNz
X21ncl9zZXRfdGltaW5ncyhtZ3IsICZyZmJpLnRpbWluZ3MpOwotCi0JciA9IGRzc19tZ3JfZW5h
YmxlKG1ncik7Ci0JaWYgKHIpCi0JCXJldHVybiByOwotCi0JcmZiaS5mcmFtZWRvbmVfY2FsbGJh
Y2sgPSBjYWxsYmFjazsKLQlyZmJpLmZyYW1lZG9uZV9jYWxsYmFja19kYXRhID0gZGF0YTsKLQot
CXJmYmlfd3JpdGVfcmVnKFJGQklfUElYRUxfQ05ULCB3aWR0aCAqIGhlaWdodCk7Ci0KLQlsID0g
cmZiaV9yZWFkX3JlZyhSRkJJX0NPTlRST0wpOwotCWwgPSBGTERfTU9EKGwsIDEsIDAsIDApOyAv
KiBlbmFibGUgKi8KLQlpZiAoIXJmYmkudGVfZW5hYmxlZCkKLQkJbCA9IEZMRF9NT0QobCwgMSwg
NCwgNCk7IC8qIElURSAqLwotCi0JcmZiaV93cml0ZV9yZWcoUkZCSV9DT05UUk9MLCBsKTsKLQot
CXJldHVybiAwOwotfQotCi1zdGF0aWMgdm9pZCBmcmFtZWRvbmVfY2FsbGJhY2sodm9pZCAqZGF0
YSkKLXsKLQl2b2lkICgqY2FsbGJhY2spKHZvaWQgKmRhdGEpOwotCi0JRFNTREJHKCJGUkFNRURP
TkVcbiIpOwotCi0JUkVHX0ZMRF9NT0QoUkZCSV9DT05UUk9MLCAwLCAwLCAwKTsKLQotCWNhbGxi
YWNrID0gcmZiaS5mcmFtZWRvbmVfY2FsbGJhY2s7Ci0JcmZiaS5mcmFtZWRvbmVfY2FsbGJhY2sg
PSBOVUxMOwotCi0JaWYgKGNhbGxiYWNrICE9IE5VTEwpCi0JCWNhbGxiYWNrKHJmYmkuZnJhbWVk
b25lX2NhbGxiYWNrX2RhdGEpOwotfQotCi0jaWYgMSAvKiBWRVJCT1NFICovCi1zdGF0aWMgdm9p
ZCByZmJpX3ByaW50X3RpbWluZ3Modm9pZCkKLXsKLQl1MzIgbDsKLQl1MzIgdGltZTsKLQotCWwg
PSByZmJpX3JlYWRfcmVnKFJGQklfQ09ORklHKDApKTsKLQl0aW1lID0gMTAwMDAwMDAwMCAvIHJm
YmkubDRfa2h6OwotCWlmIChsICYgKDEgPDwgNCkpCi0JCXRpbWUgKj0gMjsKLQotCURTU0RCRygi
VGljayB0aW1lICV1IHBzXG4iLCB0aW1lKTsKLQlsID0gcmZiaV9yZWFkX3JlZyhSRkJJX09OT0ZG
X1RJTUUoMCkpOwotCURTU0RCRygiQ1NPTlRJTUUgJWQsIENTT0ZGVElNRSAlZCwgV0VPTlRJTUUg
JWQsIFdFT0ZGVElNRSAlZCwgIgotCQkiUkVPTlRJTUUgJWQsIFJFT0ZGVElNRSAlZFxuIiwKLQkJ
bCAmIDB4MGYsIChsID4+IDQpICYgMHgzZiwgKGwgPj4gMTApICYgMHgwZiwgKGwgPj4gMTQpICYg
MHgzZiwKLQkJKGwgPj4gMjApICYgMHgwZiwgKGwgPj4gMjQpICYgMHgzZik7Ci0KLQlsID0gcmZi
aV9yZWFkX3JlZyhSRkJJX0NZQ0xFX1RJTUUoMCkpOwotCURTU0RCRygiV0VDWUNMRVRJTUUgJWQs
IFJFQ1lDTEVUSU1FICVkLCBDU1BVTFNFV0lEVEggJWQsICIKLQkJIkFDQ0VTU1RJTUUgJWRcbiIs
Ci0JCShsICYgMHgzZiksIChsID4+IDYpICYgMHgzZiwgKGwgPj4gMTIpICYgMHgzZiwKLQkJKGwg
Pj4gMjIpICYgMHgzZik7Ci19Ci0jZWxzZQotc3RhdGljIHZvaWQgcmZiaV9wcmludF90aW1pbmdz
KHZvaWQpIHt9Ci0jZW5kaWYKLQotCi0KLQotc3RhdGljIHUzMiBleHRpZl9jbGtfcGVyaW9kOwot
Ci1zdGF0aWMgaW5saW5lIHVuc2lnbmVkIGxvbmcgcm91bmRfdG9fZXh0aWZfdGlja3ModW5zaWdu
ZWQgbG9uZyBwcywgaW50IGRpdikKLXsKLQlpbnQgYnVzX3RpY2sgPSBleHRpZl9jbGtfcGVyaW9k
ICogZGl2OwotCXJldHVybiAocHMgKyBidXNfdGljayAtIDEpIC8gYnVzX3RpY2sgKiBidXNfdGlj
azsKLX0KLQotc3RhdGljIGludCBjYWxjX3JlZ190aW1pbmcoc3RydWN0IHJmYmlfdGltaW5ncyAq
dCwgaW50IGRpdikKLXsKLQl0LT5jbGtfZGl2ID0gZGl2OwotCi0JdC0+Y3Nfb25fdGltZSA9IHJv
dW5kX3RvX2V4dGlmX3RpY2tzKHQtPmNzX29uX3RpbWUsIGRpdik7Ci0KLQl0LT53ZV9vbl90aW1l
ID0gcm91bmRfdG9fZXh0aWZfdGlja3ModC0+d2Vfb25fdGltZSwgZGl2KTsKLQl0LT53ZV9vZmZf
dGltZSA9IHJvdW5kX3RvX2V4dGlmX3RpY2tzKHQtPndlX29mZl90aW1lLCBkaXYpOwotCXQtPndl
X2N5Y2xlX3RpbWUgPSByb3VuZF90b19leHRpZl90aWNrcyh0LT53ZV9jeWNsZV90aW1lLCBkaXYp
OwotCi0JdC0+cmVfb25fdGltZSA9IHJvdW5kX3RvX2V4dGlmX3RpY2tzKHQtPnJlX29uX3RpbWUs
IGRpdik7Ci0JdC0+cmVfb2ZmX3RpbWUgPSByb3VuZF90b19leHRpZl90aWNrcyh0LT5yZV9vZmZf
dGltZSwgZGl2KTsKLQl0LT5yZV9jeWNsZV90aW1lID0gcm91bmRfdG9fZXh0aWZfdGlja3ModC0+
cmVfY3ljbGVfdGltZSwgZGl2KTsKLQotCXQtPmFjY2Vzc190aW1lID0gcm91bmRfdG9fZXh0aWZf
dGlja3ModC0+YWNjZXNzX3RpbWUsIGRpdik7Ci0JdC0+Y3Nfb2ZmX3RpbWUgPSByb3VuZF90b19l
eHRpZl90aWNrcyh0LT5jc19vZmZfdGltZSwgZGl2KTsKLQl0LT5jc19wdWxzZV93aWR0aCA9IHJv
dW5kX3RvX2V4dGlmX3RpY2tzKHQtPmNzX3B1bHNlX3dpZHRoLCBkaXYpOwotCi0JRFNTREJHKCJb
cmVnXWNzb24gJWQgY3NvZmYgJWQgcmVvbiAlZCByZW9mZiAlZFxuIiwKLQkgICAgICAgdC0+Y3Nf
b25fdGltZSwgdC0+Y3Nfb2ZmX3RpbWUsIHQtPnJlX29uX3RpbWUsIHQtPnJlX29mZl90aW1lKTsK
LQlEU1NEQkcoIltyZWddd2VvbiAlZCB3ZW9mZiAlZCByZWN5YyAlZCB3ZWN5YyAlZFxuIiwKLQkg
ICAgICAgdC0+d2Vfb25fdGltZSwgdC0+d2Vfb2ZmX3RpbWUsIHQtPnJlX2N5Y2xlX3RpbWUsCi0J
ICAgICAgIHQtPndlX2N5Y2xlX3RpbWUpOwotCURTU0RCRygiW3JlZ11yZGFjY2VzcyAlZCBjc3B1
bHNlICVkXG4iLAotCSAgICAgICB0LT5hY2Nlc3NfdGltZSwgdC0+Y3NfcHVsc2Vfd2lkdGgpOwot
Ci0JcmV0dXJuIHJmYmlfY29udmVydF90aW1pbmdzKHQpOwotfQotCi1zdGF0aWMgaW50IGNhbGNf
ZXh0aWZfdGltaW5ncyhzdHJ1Y3QgcmZiaV90aW1pbmdzICp0KQotewotCXUzMiBtYXhfY2xrX2Rp
djsKLQlpbnQgZGl2OwotCi0JcmZiaV9nZXRfY2xrX2luZm8oJmV4dGlmX2Nsa19wZXJpb2QsICZt
YXhfY2xrX2Rpdik7Ci0JZm9yIChkaXYgPSAxOyBkaXYgPD0gbWF4X2Nsa19kaXY7IGRpdisrKSB7
Ci0JCWlmIChjYWxjX3JlZ190aW1pbmcodCwgZGl2KSA9PSAwKQotCQkJYnJlYWs7Ci0JfQotCi0J
aWYgKGRpdiA8PSBtYXhfY2xrX2RpdikKLQkJcmV0dXJuIDA7Ci0KLQlEU1NFUlIoImNhbid0IHNl
dHVwIHRpbWluZ3NcbiIpOwotCXJldHVybiAtMTsKLX0KLQotCi1zdGF0aWMgdm9pZCByZmJpX3Nl
dF90aW1pbmdzKGludCByZmJpX21vZHVsZSwgc3RydWN0IHJmYmlfdGltaW5ncyAqdCkKLXsKLQlp
bnQgcjsKLQotCWlmICghdC0+Y29udmVydGVkKSB7Ci0JCXIgPSBjYWxjX2V4dGlmX3RpbWluZ3Mo
dCk7Ci0JCWlmIChyIDwgMCkKLQkJCURTU0VSUigiRmFpbGVkIHRvIGNhbGMgdGltaW5nc1xuIik7
Ci0JfQotCi0JQlVHX09OKCF0LT5jb252ZXJ0ZWQpOwotCi0JcmZiaV93cml0ZV9yZWcoUkZCSV9P
Tk9GRl9USU1FKHJmYmlfbW9kdWxlKSwgdC0+dGltWzBdKTsKLQlyZmJpX3dyaXRlX3JlZyhSRkJJ
X0NZQ0xFX1RJTUUocmZiaV9tb2R1bGUpLCB0LT50aW1bMV0pOwotCi0JLyogVElNRUdSQU5VTEFS
SVRZICovCi0JUkVHX0ZMRF9NT0QoUkZCSV9DT05GSUcocmZiaV9tb2R1bGUpLAotCQkgICAgKHQt
PnRpbVsyXSA/IDEgOiAwKSwgNCwgNCk7Ci0KLQlyZmJpX3ByaW50X3RpbWluZ3MoKTsKLX0KLQot
c3RhdGljIGludCBwc190b19yZmJpX3RpY2tzKGludCB0aW1lLCBpbnQgZGl2KQotewotCXVuc2ln
bmVkIGxvbmcgdGlja19wczsKLQlpbnQgcmV0OwotCi0JLyogQ2FsY3VsYXRlIGluIHBpY29zZWNz
IHRvIHlpZWxkIG1vcmUgZXhhY3QgcmVzdWx0cyAqLwotCXRpY2tfcHMgPSAxMDAwMDAwMDAwIC8g
KHJmYmkubDRfa2h6KSAqIGRpdjsKLQotCXJldCA9ICh0aW1lICsgdGlja19wcyAtIDEpIC8gdGlj
a19wczsKLQotCXJldHVybiByZXQ7Ci19Ci0KLXN0YXRpYyB2b2lkIHJmYmlfZ2V0X2Nsa19pbmZv
KHUzMiAqY2xrX3BlcmlvZCwgdTMyICptYXhfY2xrX2RpdikKLXsKLQkqY2xrX3BlcmlvZCA9IDEw
MDAwMDAwMDAgLyByZmJpLmw0X2toejsKLQkqbWF4X2Nsa19kaXYgPSAyOwotfQotCi1zdGF0aWMg
aW50IHJmYmlfY29udmVydF90aW1pbmdzKHN0cnVjdCByZmJpX3RpbWluZ3MgKnQpCi17Ci0JdTMy
IGw7Ci0JaW50IHJlb24sIHJlb2ZmLCB3ZW9uLCB3ZW9mZiwgY3NvbiwgY3NvZmYsIGNzX3B1bHNl
OwotCWludCBhY3RpbSwgcmVjeWMsIHdlY3ljOwotCWludCBkaXYgPSB0LT5jbGtfZGl2OwotCi0J
aWYgKGRpdiA8PSAwIHx8IGRpdiA+IDIpCi0JCXJldHVybiAtMTsKLQotCS8qIE1ha2Ugc3VyZSB0
aGF0IGFmdGVyIGNvbnZlcnNpb24gaXQgc3RpbGwgaG9sZHMgdGhhdDoKLQkgKiB3ZW9mZiA+IHdl
b24sIHJlb2ZmID4gcmVvbiwgcmVjeWMgPj0gcmVvZmYsIHdlY3ljID49IHdlb2ZmLAotCSAqIGNz
b2ZmID4gY3NvbiwgY3NvZmYgPj0gbWF4KHdlb2ZmLCByZW9mZiksIGFjdGltID4gcmVvbgotCSAq
LwotCXdlb24gPSBwc190b19yZmJpX3RpY2tzKHQtPndlX29uX3RpbWUsIGRpdik7Ci0Jd2VvZmYg
PSBwc190b19yZmJpX3RpY2tzKHQtPndlX29mZl90aW1lLCBkaXYpOwotCWlmICh3ZW9mZiA8PSB3
ZW9uKQotCQl3ZW9mZiA9IHdlb24gKyAxOwotCWlmICh3ZW9uID4gMHgwZikKLQkJcmV0dXJuIC0x
OwotCWlmICh3ZW9mZiA+IDB4M2YpCi0JCXJldHVybiAtMTsKLQotCXJlb24gPSBwc190b19yZmJp
X3RpY2tzKHQtPnJlX29uX3RpbWUsIGRpdik7Ci0JcmVvZmYgPSBwc190b19yZmJpX3RpY2tzKHQt
PnJlX29mZl90aW1lLCBkaXYpOwotCWlmIChyZW9mZiA8PSByZW9uKQotCQlyZW9mZiA9IHJlb24g
KyAxOwotCWlmIChyZW9uID4gMHgwZikKLQkJcmV0dXJuIC0xOwotCWlmIChyZW9mZiA+IDB4M2Yp
Ci0JCXJldHVybiAtMTsKLQotCWNzb24gPSBwc190b19yZmJpX3RpY2tzKHQtPmNzX29uX3RpbWUs
IGRpdik7Ci0JY3NvZmYgPSBwc190b19yZmJpX3RpY2tzKHQtPmNzX29mZl90aW1lLCBkaXYpOwot
CWlmIChjc29mZiA8PSBjc29uKQotCQljc29mZiA9IGNzb24gKyAxOwotCWlmIChjc29mZiA8IG1h
eCh3ZW9mZiwgcmVvZmYpKQotCQljc29mZiA9IG1heCh3ZW9mZiwgcmVvZmYpOwotCWlmIChjc29u
ID4gMHgwZikKLQkJcmV0dXJuIC0xOwotCWlmIChjc29mZiA+IDB4M2YpCi0JCXJldHVybiAtMTsK
LQotCWwgPSAgY3NvbjsKLQlsIHw9IGNzb2ZmIDw8IDQ7Ci0JbCB8PSB3ZW9uICA8PCAxMDsKLQls
IHw9IHdlb2ZmIDw8IDE0OwotCWwgfD0gcmVvbiAgPDwgMjA7Ci0JbCB8PSByZW9mZiA8PCAyNDsK
LQotCXQtPnRpbVswXSA9IGw7Ci0KLQlhY3RpbSA9IHBzX3RvX3JmYmlfdGlja3ModC0+YWNjZXNz
X3RpbWUsIGRpdik7Ci0JaWYgKGFjdGltIDw9IHJlb24pCi0JCWFjdGltID0gcmVvbiArIDE7Ci0J
aWYgKGFjdGltID4gMHgzZikKLQkJcmV0dXJuIC0xOwotCi0Jd2VjeWMgPSBwc190b19yZmJpX3Rp
Y2tzKHQtPndlX2N5Y2xlX3RpbWUsIGRpdik7Ci0JaWYgKHdlY3ljIDwgd2VvZmYpCi0JCXdlY3lj
ID0gd2VvZmY7Ci0JaWYgKHdlY3ljID4gMHgzZikKLQkJcmV0dXJuIC0xOwotCi0JcmVjeWMgPSBw
c190b19yZmJpX3RpY2tzKHQtPnJlX2N5Y2xlX3RpbWUsIGRpdik7Ci0JaWYgKHJlY3ljIDwgcmVv
ZmYpCi0JCXJlY3ljID0gcmVvZmY7Ci0JaWYgKHJlY3ljID4gMHgzZikKLQkJcmV0dXJuIC0xOwot
Ci0JY3NfcHVsc2UgPSBwc190b19yZmJpX3RpY2tzKHQtPmNzX3B1bHNlX3dpZHRoLCBkaXYpOwot
CWlmIChjc19wdWxzZSA+IDB4M2YpCi0JCXJldHVybiAtMTsKLQotCWwgPSAgd2VjeWM7Ci0JbCB8
PSByZWN5YyAgICA8PCA2OwotCWwgfD0gY3NfcHVsc2UgPDwgMTI7Ci0JbCB8PSBhY3RpbSAgICA8
PCAyMjsKLQotCXQtPnRpbVsxXSA9IGw7Ci0KLQl0LT50aW1bMl0gPSBkaXYgLSAxOwotCi0JdC0+
Y29udmVydGVkID0gMTsKLQotCXJldHVybiAwOwotfQotCi0vKiB4eHggRklYIG1vZHVsZSBzZWxl
Y3Rpb24gbWlzc2luZyAqLwotc3RhdGljIGludCByZmJpX3NldHVwX3RlKGVudW0gb21hcF9yZmJp
X3RlX21vZGUgbW9kZSwKLQkJCSAgICAgdW5zaWduZWQgaHNfcHVsc2VfdGltZSwgdW5zaWduZWQg
dnNfcHVsc2VfdGltZSwKLQkJCSAgICAgaW50IGhzX3BvbF9pbnYsIGludCB2c19wb2xfaW52LCBp
bnQgZXh0aWZfZGl2KQotewotCWludCBocywgdnM7Ci0JaW50IG1pbjsKLQl1MzIgbDsKLQotCWhz
ID0gcHNfdG9fcmZiaV90aWNrcyhoc19wdWxzZV90aW1lLCAxKTsKLQl2cyA9IHBzX3RvX3JmYmlf
dGlja3ModnNfcHVsc2VfdGltZSwgMSk7Ci0JaWYgKGhzIDwgMikKLQkJcmV0dXJuIC1FRE9NOwot
CWlmIChtb2RlID09IE9NQVBfRFNTX1JGQklfVEVfTU9ERV8yKQotCQltaW4gPSAyOwotCWVsc2Ug
LyogT01BUF9EU1NfUkZCSV9URV9NT0RFXzEgKi8KLQkJbWluID0gNDsKLQlpZiAodnMgPCBtaW4p
Ci0JCXJldHVybiAtRURPTTsKLQlpZiAodnMgPT0gaHMpCi0JCXJldHVybiAtRUlOVkFMOwotCXJm
YmkudGVfbW9kZSA9IG1vZGU7Ci0JRFNTREJHKCJzZXR1cF90ZTogbW9kZSAlZCBocyAlZCB2cyAl
ZCBoc19pbnYgJWQgdnNfaW52ICVkXG4iLAotCQltb2RlLCBocywgdnMsIGhzX3BvbF9pbnYsIHZz
X3BvbF9pbnYpOwotCi0JcmZiaV93cml0ZV9yZWcoUkZCSV9IU1lOQ19XSURUSCwgaHMpOwotCXJm
Ymlfd3JpdGVfcmVnKFJGQklfVlNZTkNfV0lEVEgsIHZzKTsKLQotCWwgPSByZmJpX3JlYWRfcmVn
KFJGQklfQ09ORklHKDApKTsKLQlpZiAoaHNfcG9sX2ludikKLQkJbCAmPSB+KDEgPDwgMjEpOwot
CWVsc2UKLQkJbCB8PSAxIDw8IDIxOwotCWlmICh2c19wb2xfaW52KQotCQlsICY9IH4oMSA8PCAy
MCk7Ci0JZWxzZQotCQlsIHw9IDEgPDwgMjA7Ci0KLQlyZXR1cm4gMDsKLX0KLQotLyogeHh4IEZJ
WCBtb2R1bGUgc2VsZWN0aW9uIG1pc3NpbmcgKi8KLXN0YXRpYyBpbnQgcmZiaV9lbmFibGVfdGUo
Ym9vbCBlbmFibGUsIHVuc2lnbmVkIGxpbmUpCi17Ci0JdTMyIGw7Ci0KLQlEU1NEQkcoInRlICVk
IGxpbmUgJWQgbW9kZSAlZFxuIiwgZW5hYmxlLCBsaW5lLCByZmJpLnRlX21vZGUpOwotCWlmIChs
aW5lID4gKDEgPDwgMTEpIC0gMSkKLQkJcmV0dXJuIC1FSU5WQUw7Ci0KLQlsID0gcmZiaV9yZWFk
X3JlZyhSRkJJX0NPTkZJRygwKSk7Ci0JbCAmPSB+KDB4MyA8PCAyKTsKLQlpZiAoZW5hYmxlKSB7
Ci0JCXJmYmkudGVfZW5hYmxlZCA9IDE7Ci0JCWwgfD0gcmZiaS50ZV9tb2RlIDw8IDI7Ci0JfSBl
bHNlCi0JCXJmYmkudGVfZW5hYmxlZCA9IDA7Ci0JcmZiaV93cml0ZV9yZWcoUkZCSV9DT05GSUco
MCksIGwpOwotCXJmYmlfd3JpdGVfcmVnKFJGQklfTElORV9OVU1CRVIsIGxpbmUpOwotCi0JcmV0
dXJuIDA7Ci19Ci0KLXN0YXRpYyBpbnQgcmZiaV9jb25maWd1cmVfYnVzKGludCByZmJpX21vZHVs
ZSwgaW50IGJwcCwgaW50IGxpbmVzKQotewotCXUzMiBsOwotCWludCBjeWNsZTEgPSAwLCBjeWNs
ZTIgPSAwLCBjeWNsZTMgPSAwOwotCWVudW0gb21hcF9yZmJpX2N5Y2xlZm9ybWF0IGN5Y2xlZm9y
bWF0OwotCWVudW0gb21hcF9yZmJpX2RhdGF0eXBlIGRhdGF0eXBlOwotCWVudW0gb21hcF9yZmJp
X3BhcmFsbGVsbW9kZSBwYXJhbGxlbG1vZGU7Ci0KLQlzd2l0Y2ggKGJwcCkgewotCWNhc2UgMTI6
Ci0JCWRhdGF0eXBlID0gT01BUF9EU1NfUkZCSV9EQVRBVFlQRV8xMjsKLQkJYnJlYWs7Ci0JY2Fz
ZSAxNjoKLQkJZGF0YXR5cGUgPSBPTUFQX0RTU19SRkJJX0RBVEFUWVBFXzE2OwotCQlicmVhazsK
LQljYXNlIDE4OgotCQlkYXRhdHlwZSA9IE9NQVBfRFNTX1JGQklfREFUQVRZUEVfMTg7Ci0JCWJy
ZWFrOwotCWNhc2UgMjQ6Ci0JCWRhdGF0eXBlID0gT01BUF9EU1NfUkZCSV9EQVRBVFlQRV8yNDsK
LQkJYnJlYWs7Ci0JZGVmYXVsdDoKLQkJQlVHKCk7Ci0JCXJldHVybiAxOwotCX0KLQlyZmJpLmRh
dGF0eXBlID0gZGF0YXR5cGU7Ci0KLQlzd2l0Y2ggKGxpbmVzKSB7Ci0JY2FzZSA4OgotCQlwYXJh
bGxlbG1vZGUgPSBPTUFQX0RTU19SRkJJX1BBUkFMTEVMTU9ERV84OwotCQlicmVhazsKLQljYXNl
IDk6Ci0JCXBhcmFsbGVsbW9kZSA9IE9NQVBfRFNTX1JGQklfUEFSQUxMRUxNT0RFXzk7Ci0JCWJy
ZWFrOwotCWNhc2UgMTI6Ci0JCXBhcmFsbGVsbW9kZSA9IE9NQVBfRFNTX1JGQklfUEFSQUxMRUxN
T0RFXzEyOwotCQlicmVhazsKLQljYXNlIDE2OgotCQlwYXJhbGxlbG1vZGUgPSBPTUFQX0RTU19S
RkJJX1BBUkFMTEVMTU9ERV8xNjsKLQkJYnJlYWs7Ci0JZGVmYXVsdDoKLQkJQlVHKCk7Ci0JCXJl
dHVybiAxOwotCX0KLQlyZmJpLnBhcmFsbGVsbW9kZSA9IHBhcmFsbGVsbW9kZTsKLQotCWlmICgo
YnBwICUgbGluZXMpID09IDApIHsKLQkJc3dpdGNoIChicHAgLyBsaW5lcykgewotCQljYXNlIDE6
Ci0JCQljeWNsZWZvcm1hdCA9IE9NQVBfRFNTX1JGQklfQ1lDTEVGT1JNQVRfMV8xOwotCQkJYnJl
YWs7Ci0JCWNhc2UgMjoKLQkJCWN5Y2xlZm9ybWF0ID0gT01BUF9EU1NfUkZCSV9DWUNMRUZPUk1B
VF8yXzE7Ci0JCQlicmVhazsKLQkJY2FzZSAzOgotCQkJY3ljbGVmb3JtYXQgPSBPTUFQX0RTU19S
RkJJX0NZQ0xFRk9STUFUXzNfMTsKLQkJCWJyZWFrOwotCQlkZWZhdWx0OgotCQkJQlVHKCk7Ci0J
CQlyZXR1cm4gMTsKLQkJfQotCX0gZWxzZSBpZiAoKDIgKiBicHAgJSBsaW5lcykgPT0gMCkgewot
CQlpZiAoKDIgKiBicHAgLyBsaW5lcykgPT0gMykKLQkJCWN5Y2xlZm9ybWF0ID0gT01BUF9EU1Nf
UkZCSV9DWUNMRUZPUk1BVF8zXzI7Ci0JCWVsc2UgewotCQkJQlVHKCk7Ci0JCQlyZXR1cm4gMTsK
LQkJfQotCX0gZWxzZSB7Ci0JCUJVRygpOwotCQlyZXR1cm4gMTsKLQl9Ci0KLQlzd2l0Y2ggKGN5
Y2xlZm9ybWF0KSB7Ci0JY2FzZSBPTUFQX0RTU19SRkJJX0NZQ0xFRk9STUFUXzFfMToKLQkJY3lj
bGUxID0gbGluZXM7Ci0JCWJyZWFrOwotCi0JY2FzZSBPTUFQX0RTU19SRkJJX0NZQ0xFRk9STUFU
XzJfMToKLQkJY3ljbGUxID0gbGluZXM7Ci0JCWN5Y2xlMiA9IGxpbmVzOwotCQlicmVhazsKLQot
CWNhc2UgT01BUF9EU1NfUkZCSV9DWUNMRUZPUk1BVF8zXzE6Ci0JCWN5Y2xlMSA9IGxpbmVzOwot
CQljeWNsZTIgPSBsaW5lczsKLQkJY3ljbGUzID0gbGluZXM7Ci0JCWJyZWFrOwotCi0JY2FzZSBP
TUFQX0RTU19SRkJJX0NZQ0xFRk9STUFUXzNfMjoKLQkJY3ljbGUxID0gbGluZXM7Ci0JCWN5Y2xl
MiA9IChsaW5lcyAvIDIpIHwgKChsaW5lcyAvIDIpIDw8IDE2KTsKLQkJY3ljbGUzID0gKGxpbmVz
IDw8IDE2KTsKLQkJYnJlYWs7Ci0JfQotCi0JUkVHX0ZMRF9NT0QoUkZCSV9DT05UUk9MLCAwLCAz
LCAyKTsgLyogY2xlYXIgQ1MgKi8KLQotCWwgPSAwOwotCWwgfD0gRkxEX1ZBTChwYXJhbGxlbG1v
ZGUsIDEsIDApOwotCWwgfD0gRkxEX1ZBTCgwLCAzLCAyKTsJCS8qIFRSSUdHRVJNT0RFOiBJVEUg
Ki8KLQlsIHw9IEZMRF9WQUwoMCwgNCwgNCk7CQkvKiBUSU1FR1JBTlVMQVJJVFkgKi8KLQlsIHw9
IEZMRF9WQUwoZGF0YXR5cGUsIDYsIDUpOwotCS8qIGwgfD0gRkxEX1ZBTCgyLCA4LCA3KTsgKi8J
LyogTDRGT1JNQVQsIDJwaXgvTDQgKi8KLQlsIHw9IEZMRF9WQUwoMCwgOCwgNyk7CS8qIEw0Rk9S
TUFULCAxcGl4L0w0ICovCi0JbCB8PSBGTERfVkFMKGN5Y2xlZm9ybWF0LCAxMCwgOSk7Ci0JbCB8
PSBGTERfVkFMKDAsIDEyLCAxMSk7CS8qIFVOVVNFREJJVFMgKi8KLQlsIHw9IEZMRF9WQUwoMCwg
MTYsIDE2KTsJLyogQTBQT0xBUklUWSAqLwotCWwgfD0gRkxEX1ZBTCgwLCAxNywgMTcpOwkvKiBS
RVBPTEFSSVRZICovCi0JbCB8PSBGTERfVkFMKDAsIDE4LCAxOCk7CS8qIFdFUE9MQVJJVFkgKi8K
LQlsIHw9IEZMRF9WQUwoMCwgMTksIDE5KTsJLyogQ1NQT0xBUklUWSAqLwotCWwgfD0gRkxEX1ZB
TCgxLCAyMCwgMjApOwkvKiBURV9WU1lOQ19QT0xBUklUWSAqLwotCWwgfD0gRkxEX1ZBTCgxLCAy
MSwgMjEpOwkvKiBIU1lOQ1BPTEFSSVRZICovCi0JcmZiaV93cml0ZV9yZWcoUkZCSV9DT05GSUco
cmZiaV9tb2R1bGUpLCBsKTsKLQotCXJmYmlfd3JpdGVfcmVnKFJGQklfREFUQV9DWUNMRTEocmZi
aV9tb2R1bGUpLCBjeWNsZTEpOwotCXJmYmlfd3JpdGVfcmVnKFJGQklfREFUQV9DWUNMRTIocmZi
aV9tb2R1bGUpLCBjeWNsZTIpOwotCXJmYmlfd3JpdGVfcmVnKFJGQklfREFUQV9DWUNMRTMocmZi
aV9tb2R1bGUpLCBjeWNsZTMpOwotCi0KLQlsID0gcmZiaV9yZWFkX3JlZyhSRkJJX0NPTlRST0wp
OwotCWwgPSBGTERfTU9EKGwsIHJmYmlfbW9kdWxlKzEsIDMsIDIpOyAvKiBTZWxlY3QgQ1N4ICov
Ci0JbCA9IEZMRF9NT0QobCwgMCwgMSwgMSk7IC8qIGNsZWFyIGJ5cGFzcyAqLwotCXJmYmlfd3Jp
dGVfcmVnKFJGQklfQ09OVFJPTCwgbCk7Ci0KLQotCURTU0RCRygiUkZCSSBjb25maWc6IGJwcCAl
ZCwgbGluZXMgJWQsIGN5Y2xlczogMHgleCAweCV4IDB4JXhcbiIsCi0JICAgICAgIGJwcCwgbGlu
ZXMsIGN5Y2xlMSwgY3ljbGUyLCBjeWNsZTMpOwotCi0JcmV0dXJuIDA7Ci19Ci0KLXN0YXRpYyBp
bnQgcmZiaV9jb25maWd1cmUoc3RydWN0IG9tYXBfZHNzX2RldmljZSAqZHNzZGV2KQotewotCXJl
dHVybiByZmJpX2NvbmZpZ3VyZV9idXMoZHNzZGV2LT5waHkucmZiaS5jaGFubmVsLCByZmJpLnBp
eGVsX3NpemUsCi0JCQlyZmJpLmRhdGFfbGluZXMpOwotfQotCi1zdGF0aWMgaW50IHJmYmlfdXBk
YXRlKHN0cnVjdCBvbWFwX2Rzc19kZXZpY2UgKmRzc2Rldiwgdm9pZCAoKmNhbGxiYWNrKSh2b2lk
ICopLAotCQl2b2lkICpkYXRhKQotewotCXJldHVybiByZmJpX3RyYW5zZmVyX2FyZWEoZHNzZGV2
LCBjYWxsYmFjaywgZGF0YSk7Ci19Ci0KLXN0YXRpYyB2b2lkIHJmYmlfc2V0X3NpemUoc3RydWN0
IG9tYXBfZHNzX2RldmljZSAqZHNzZGV2LCB1MTYgdywgdTE2IGgpCi17Ci0JcmZiaS50aW1pbmdz
LnhfcmVzID0gdzsKLQlyZmJpLnRpbWluZ3MueV9yZXMgPSBoOwotfQotCi1zdGF0aWMgdm9pZCBy
ZmJpX3NldF9waXhlbF9zaXplKHN0cnVjdCBvbWFwX2Rzc19kZXZpY2UgKmRzc2RldiwgaW50IHBp
eGVsX3NpemUpCi17Ci0JcmZiaS5waXhlbF9zaXplID0gcGl4ZWxfc2l6ZTsKLX0KLQotc3RhdGlj
IHZvaWQgcmZiaV9zZXRfZGF0YV9saW5lcyhzdHJ1Y3Qgb21hcF9kc3NfZGV2aWNlICpkc3NkZXYs
IGludCBkYXRhX2xpbmVzKQotewotCXJmYmkuZGF0YV9saW5lcyA9IGRhdGFfbGluZXM7Ci19Ci0K
LXN0YXRpYyB2b2lkIHJmYmlfc2V0X2ludGVyZmFjZV90aW1pbmdzKHN0cnVjdCBvbWFwX2Rzc19k
ZXZpY2UgKmRzc2RldiwKLQkJc3RydWN0IHJmYmlfdGltaW5ncyAqdGltaW5ncykKLXsKLQlyZmJp
LmludGZfdGltaW5ncyA9ICp0aW1pbmdzOwotfQotCi1zdGF0aWMgdm9pZCByZmJpX2R1bXBfcmVn
cyhzdHJ1Y3Qgc2VxX2ZpbGUgKnMpCi17Ci0jZGVmaW5lIERVTVBSRUcocikgc2VxX3ByaW50Zihz
LCAiJS0zNXMgJTA4eFxuIiwgI3IsIHJmYmlfcmVhZF9yZWcocikpCi0KLQlpZiAocmZiaV9ydW50
aW1lX2dldCgpKQotCQlyZXR1cm47Ci0KLQlEVU1QUkVHKFJGQklfUkVWSVNJT04pOwotCURVTVBS
RUcoUkZCSV9TWVNDT05GSUcpOwotCURVTVBSRUcoUkZCSV9TWVNTVEFUVVMpOwotCURVTVBSRUco
UkZCSV9DT05UUk9MKTsKLQlEVU1QUkVHKFJGQklfUElYRUxfQ05UKTsKLQlEVU1QUkVHKFJGQklf
TElORV9OVU1CRVIpOwotCURVTVBSRUcoUkZCSV9DTUQpOwotCURVTVBSRUcoUkZCSV9QQVJBTSk7
Ci0JRFVNUFJFRyhSRkJJX0RBVEEpOwotCURVTVBSRUcoUkZCSV9SRUFEKTsKLQlEVU1QUkVHKFJG
QklfU1RBVFVTKTsKLQotCURVTVBSRUcoUkZCSV9DT05GSUcoMCkpOwotCURVTVBSRUcoUkZCSV9P
Tk9GRl9USU1FKDApKTsKLQlEVU1QUkVHKFJGQklfQ1lDTEVfVElNRSgwKSk7Ci0JRFVNUFJFRyhS
RkJJX0RBVEFfQ1lDTEUxKDApKTsKLQlEVU1QUkVHKFJGQklfREFUQV9DWUNMRTIoMCkpOwotCURV
TVBSRUcoUkZCSV9EQVRBX0NZQ0xFMygwKSk7Ci0KLQlEVU1QUkVHKFJGQklfQ09ORklHKDEpKTsK
LQlEVU1QUkVHKFJGQklfT05PRkZfVElNRSgxKSk7Ci0JRFVNUFJFRyhSRkJJX0NZQ0xFX1RJTUUo
MSkpOwotCURVTVBSRUcoUkZCSV9EQVRBX0NZQ0xFMSgxKSk7Ci0JRFVNUFJFRyhSRkJJX0RBVEFf
Q1lDTEUyKDEpKTsKLQlEVU1QUkVHKFJGQklfREFUQV9DWUNMRTMoMSkpOwotCi0JRFVNUFJFRyhS
RkJJX1ZTWU5DX1dJRFRIKTsKLQlEVU1QUkVHKFJGQklfSFNZTkNfV0lEVEgpOwotCi0JcmZiaV9y
dW50aW1lX3B1dCgpOwotI3VuZGVmIERVTVBSRUcKLX0KLQotc3RhdGljIHZvaWQgcmZiaV9jb25m
aWdfbGNkX21hbmFnZXIoc3RydWN0IG9tYXBfZHNzX2RldmljZSAqZHNzZGV2KQotewotCXN0cnVj
dCBvbWFwX292ZXJsYXlfbWFuYWdlciAqbWdyID0gcmZiaS5vdXRwdXQubWFuYWdlcjsKLQlzdHJ1
Y3QgZHNzX2xjZF9tZ3JfY29uZmlnIG1ncl9jb25maWc7Ci0KLQltZ3JfY29uZmlnLmlvX3BhZF9t
b2RlID0gRFNTX0lPX1BBRF9NT0RFX1JGQkk7Ci0KLQltZ3JfY29uZmlnLnN0YWxsbW9kZSA9IHRy
dWU7Ci0JLyogRG8gd2UgbmVlZCBmaWZvaGFuZGNoZWNrIGZvciBSRkJJPyAqLwotCW1ncl9jb25m
aWcuZmlmb2hhbmRjaGVjayA9IGZhbHNlOwotCi0JbWdyX2NvbmZpZy52aWRlb19wb3J0X3dpZHRo
ID0gcmZiaS5waXhlbF9zaXplOwotCW1ncl9jb25maWcubGNkZW5fc2lnX3BvbGFyaXR5ID0gMDsK
LQotCWRzc19tZ3Jfc2V0X2xjZF9jb25maWcobWdyLCAmbWdyX2NvbmZpZyk7Ci0KLQkvKgotCSAq
IFNldCByZmJpLnRpbWluZ3Mgd2l0aCBkZWZhdWx0IHZhbHVlcywgdGhlIHhfcmVzIGFuZCB5X3Jl
cyBmaWVsZHMKLQkgKiBhcmUgZXhwZWN0ZWQgdG8gYmUgYWxyZWFkeSBjb25maWd1cmVkIGJ5IHRo
ZSBwYW5lbCBkcml2ZXIgdmlhCi0JICogb21hcGRzc19yZmJpX3NldF9zaXplKCkKLQkgKi8KLQly
ZmJpLnRpbWluZ3MuaHN3ID0gMTsKLQlyZmJpLnRpbWluZ3MuaGZwID0gMTsKLQlyZmJpLnRpbWlu
Z3MuaGJwID0gMTsKLQlyZmJpLnRpbWluZ3MudnN3ID0gMTsKLQlyZmJpLnRpbWluZ3MudmZwID0g
MDsKLQlyZmJpLnRpbWluZ3MudmJwID0gMDsKLQotCXJmYmkudGltaW5ncy5pbnRlcmxhY2UgPSBm
YWxzZTsKLQlyZmJpLnRpbWluZ3MuaHN5bmNfbGV2ZWwgPSBPTUFQRFNTX1NJR19BQ1RJVkVfSElH
SDsKLQlyZmJpLnRpbWluZ3MudnN5bmNfbGV2ZWwgPSBPTUFQRFNTX1NJR19BQ1RJVkVfSElHSDsK
LQlyZmJpLnRpbWluZ3MuZGF0YV9wY2xrX2VkZ2UgPSBPTUFQRFNTX0RSSVZFX1NJR19SSVNJTkdf
RURHRTsKLQlyZmJpLnRpbWluZ3MuZGVfbGV2ZWwgPSBPTUFQRFNTX1NJR19BQ1RJVkVfSElHSDsK
LQlyZmJpLnRpbWluZ3Muc3luY19wY2xrX2VkZ2UgPSBPTUFQRFNTX0RSSVZFX1NJR19GQUxMSU5H
X0VER0U7Ci0KLQlkc3NfbWdyX3NldF90aW1pbmdzKG1nciwgJnJmYmkudGltaW5ncyk7Ci19Ci0K
LXN0YXRpYyBpbnQgcmZiaV9kaXNwbGF5X2VuYWJsZShzdHJ1Y3Qgb21hcF9kc3NfZGV2aWNlICpk
c3NkZXYpCi17Ci0Jc3RydWN0IG9tYXBfZHNzX2RldmljZSAqb3V0ID0gJnJmYmkub3V0cHV0Owot
CWludCByOwotCi0JaWYgKG91dC0+bWFuYWdlciA9PSBOVUxMKSB7Ci0JCURTU0VSUigiZmFpbGVk
IHRvIGVuYWJsZSBkaXNwbGF5OiBubyBvdXRwdXQvbWFuYWdlclxuIik7Ci0JCXJldHVybiAtRU5P
REVWOwotCX0KLQotCXIgPSByZmJpX3J1bnRpbWVfZ2V0KCk7Ci0JaWYgKHIpCi0JCXJldHVybiBy
OwotCi0JciA9IGRzc19tZ3JfcmVnaXN0ZXJfZnJhbWVkb25lX2hhbmRsZXIob3V0LT5tYW5hZ2Vy
LAotCQkJZnJhbWVkb25lX2NhbGxiYWNrLCBOVUxMKTsKLQlpZiAocikgewotCQlEU1NFUlIoImNh
bid0IGdldCBGUkFNRURPTkUgaXJxXG4iKTsKLQkJZ290byBlcnIxOwotCX0KLQotCXJmYmlfY29u
ZmlnX2xjZF9tYW5hZ2VyKGRzc2Rldik7Ci0KLQlyZmJpX2NvbmZpZ3VyZV9idXMoZHNzZGV2LT5w
aHkucmZiaS5jaGFubmVsLCByZmJpLnBpeGVsX3NpemUsCi0JCQlyZmJpLmRhdGFfbGluZXMpOwot
Ci0JcmZiaV9zZXRfdGltaW5ncyhkc3NkZXYtPnBoeS5yZmJpLmNoYW5uZWwsICZyZmJpLmludGZf
dGltaW5ncyk7Ci0KLQlyZXR1cm4gMDsKLWVycjE6Ci0JcmZiaV9ydW50aW1lX3B1dCgpOwotCXJl
dHVybiByOwotfQotCi1zdGF0aWMgdm9pZCByZmJpX2Rpc3BsYXlfZGlzYWJsZShzdHJ1Y3Qgb21h
cF9kc3NfZGV2aWNlICpkc3NkZXYpCi17Ci0Jc3RydWN0IG9tYXBfZHNzX2RldmljZSAqb3V0ID0g
JnJmYmkub3V0cHV0OwotCi0JZHNzX21ncl91bnJlZ2lzdGVyX2ZyYW1lZG9uZV9oYW5kbGVyKG91
dC0+bWFuYWdlciwKLQkJCWZyYW1lZG9uZV9jYWxsYmFjaywgTlVMTCk7Ci0KLQlyZmJpX3J1bnRp
bWVfcHV0KCk7Ci19Ci0KLXN0YXRpYyBpbnQgcmZiaV9pbml0X2Rpc3BsYXkoc3RydWN0IG9tYXBf
ZHNzX2RldmljZSAqZHNzZGV2KQotewotCXJmYmkuZHNzZGV2W2Rzc2Rldi0+cGh5LnJmYmkuY2hh
bm5lbF0gPSBkc3NkZXY7Ci0JcmV0dXJuIDA7Ci19Ci0KLXN0YXRpYyB2b2lkIHJmYmlfaW5pdF9v
dXRwdXQoc3RydWN0IHBsYXRmb3JtX2RldmljZSAqcGRldikKLXsKLQlzdHJ1Y3Qgb21hcF9kc3Nf
ZGV2aWNlICpvdXQgPSAmcmZiaS5vdXRwdXQ7Ci0KLQlvdXQtPmRldiA9ICZwZGV2LT5kZXY7Ci0J
b3V0LT5pZCA9IE9NQVBfRFNTX09VVFBVVF9EQkk7Ci0Jb3V0LT5vdXRwdXRfdHlwZSA9IE9NQVBf
RElTUExBWV9UWVBFX0RCSTsKLQlvdXQtPm5hbWUgPSAicmZiaS4wIjsKLQlvdXQtPmRpc3BjX2No
YW5uZWwgPSBPTUFQX0RTU19DSEFOTkVMX0xDRDsKLQlvdXQtPm93bmVyID0gVEhJU19NT0RVTEU7
Ci0KLQlvbWFwZHNzX3JlZ2lzdGVyX291dHB1dChvdXQpOwotfQotCi1zdGF0aWMgdm9pZCByZmJp
X3VuaW5pdF9vdXRwdXQoc3RydWN0IHBsYXRmb3JtX2RldmljZSAqcGRldikKLXsKLQlzdHJ1Y3Qg
b21hcF9kc3NfZGV2aWNlICpvdXQgPSAmcmZiaS5vdXRwdXQ7Ci0KLQlvbWFwZHNzX3VucmVnaXN0
ZXJfb3V0cHV0KG91dCk7Ci19Ci0KLS8qIFJGQkkgSFcgSVAgaW5pdGlhbGlzYXRpb24gKi8KLXN0
YXRpYyBpbnQgcmZiaV9iaW5kKHN0cnVjdCBkZXZpY2UgKmRldiwgc3RydWN0IGRldmljZSAqbWFz
dGVyLCB2b2lkICpkYXRhKQotewotCXN0cnVjdCBwbGF0Zm9ybV9kZXZpY2UgKnBkZXYgPSB0b19w
bGF0Zm9ybV9kZXZpY2UoZGV2KTsKLQl1MzIgcmV2OwotCXN0cnVjdCByZXNvdXJjZSAqcmZiaV9t
ZW07Ci0Jc3RydWN0IGNsayAqY2xrOwotCWludCByOwotCi0JcmZiaS5wZGV2ID0gcGRldjsKLQot
CXNlbWFfaW5pdCgmcmZiaS5idXNfbG9jaywgMSk7Ci0KLQlyZmJpX21lbSA9IHBsYXRmb3JtX2dl
dF9yZXNvdXJjZShyZmJpLnBkZXYsIElPUkVTT1VSQ0VfTUVNLCAwKTsKLQlpZiAoIXJmYmlfbWVt
KSB7Ci0JCURTU0VSUigiY2FuJ3QgZ2V0IElPUkVTT1VSQ0VfTUVNIFJGQklcbiIpOwotCQlyZXR1
cm4gLUVJTlZBTDsKLQl9Ci0KLQlyZmJpLmJhc2UgPSBkZXZtX2lvcmVtYXAoJnBkZXYtPmRldiwg
cmZiaV9tZW0tPnN0YXJ0LAotCQkJCSByZXNvdXJjZV9zaXplKHJmYmlfbWVtKSk7Ci0JaWYgKCFy
ZmJpLmJhc2UpIHsKLQkJRFNTRVJSKCJjYW4ndCBpb3JlbWFwIFJGQklcbiIpOwotCQlyZXR1cm4g
LUVOT01FTTsKLQl9Ci0KLQljbGsgPSBjbGtfZ2V0KCZwZGV2LT5kZXYsICJpY2siKTsKLQlpZiAo
SVNfRVJSKGNsaykpIHsKLQkJRFNTRVJSKCJjYW4ndCBnZXQgaWNrXG4iKTsKLQkJcmV0dXJuIFBU
Ul9FUlIoY2xrKTsKLQl9Ci0KLQlyZmJpLmw0X2toeiA9IGNsa19nZXRfcmF0ZShjbGspIC8gMTAw
MDsKLQotCWNsa19wdXQoY2xrKTsKLQotCXBtX3J1bnRpbWVfZW5hYmxlKCZwZGV2LT5kZXYpOwot
Ci0JciA9IHJmYmlfcnVudGltZV9nZXQoKTsKLQlpZiAocikKLQkJZ290byBlcnJfcnVudGltZV9n
ZXQ7Ci0KLQltc2xlZXAoMTApOwotCi0JcmV2ID0gcmZiaV9yZWFkX3JlZyhSRkJJX1JFVklTSU9O
KTsKLQlkZXZfZGJnKCZwZGV2LT5kZXYsICJPTUFQIFJGQkkgcmV2ICVkLiVkXG4iLAotCSAgICAg
ICBGTERfR0VUKHJldiwgNywgNCksIEZMRF9HRVQocmV2LCAzLCAwKSk7Ci0KLQlyZmJpX3J1bnRp
bWVfcHV0KCk7Ci0KLQlkc3NfZGVidWdmc19jcmVhdGVfZmlsZSgicmZiaSIsIHJmYmlfZHVtcF9y
ZWdzKTsKLQotCXJmYmlfaW5pdF9vdXRwdXQocGRldik7Ci0KLQlyZXR1cm4gMDsKLQotZXJyX3J1
bnRpbWVfZ2V0OgotCXBtX3J1bnRpbWVfZGlzYWJsZSgmcGRldi0+ZGV2KTsKLQlyZXR1cm4gcjsK
LX0KLQotc3RhdGljIHZvaWQgcmZiaV91bmJpbmQoc3RydWN0IGRldmljZSAqZGV2LCBzdHJ1Y3Qg
ZGV2aWNlICptYXN0ZXIsIHZvaWQgKmRhdGEpCi17Ci0Jc3RydWN0IHBsYXRmb3JtX2RldmljZSAq
cGRldiA9IHRvX3BsYXRmb3JtX2RldmljZShkZXYpOwotCi0JcmZiaV91bmluaXRfb3V0cHV0KHBk
ZXYpOwotCi0JcG1fcnVudGltZV9kaXNhYmxlKCZwZGV2LT5kZXYpOwotCi0JcmV0dXJuIDA7Ci19
Ci0KLXN0YXRpYyBjb25zdCBzdHJ1Y3QgY29tcG9uZW50X29wcyByZmJpX2NvbXBvbmVudF9vcHMg
PSB7Ci0JLmJpbmQJPSByZmJpX2JpbmQsCi0JLnVuYmluZAk9IHJmYmlfdW5iaW5kLAotfTsKLQot
c3RhdGljIGludCByZmJpX3Byb2JlKHN0cnVjdCBwbGF0Zm9ybV9kZXZpY2UgKnBkZXYpCi17Ci0J
cmV0dXJuIGNvbXBvbmVudF9hZGQoJnBkZXYtPmRldiwgJnJmYmlfY29tcG9uZW50X29wcyk7Ci19
Ci0KLXN0YXRpYyBpbnQgcmZiaV9yZW1vdmUoc3RydWN0IHBsYXRmb3JtX2RldmljZSAqcGRldikK
LXsKLQljb21wb25lbnRfZGVsKCZwZGV2LT5kZXYsICZyZmJpX2NvbXBvbmVudF9vcHMpOwotCXJl
dHVybiAwOwotfQotCi1zdGF0aWMgaW50IHJmYmlfcnVudGltZV9zdXNwZW5kKHN0cnVjdCBkZXZp
Y2UgKmRldikKLXsKLQlkaXNwY19ydW50aW1lX3B1dCgpOwotCi0JcmV0dXJuIDA7Ci19Ci0KLXN0
YXRpYyBpbnQgcmZiaV9ydW50aW1lX3Jlc3VtZShzdHJ1Y3QgZGV2aWNlICpkZXYpCi17Ci0JaW50
IHI7Ci0KLQlyID0gZGlzcGNfcnVudGltZV9nZXQoKTsKLQlpZiAociA8IDApCi0JCXJldHVybiBy
OwotCi0JcmV0dXJuIDA7Ci19Ci0KLXN0YXRpYyBjb25zdCBzdHJ1Y3QgZGV2X3BtX29wcyByZmJp
X3BtX29wcyA9IHsKLQkucnVudGltZV9zdXNwZW5kID0gcmZiaV9ydW50aW1lX3N1c3BlbmQsCi0J
LnJ1bnRpbWVfcmVzdW1lID0gcmZiaV9ydW50aW1lX3Jlc3VtZSwKLX07Ci0KLXN0YXRpYyBzdHJ1
Y3QgcGxhdGZvcm1fZHJpdmVyIG9tYXBfcmZiaWh3X2RyaXZlciA9IHsKLQkucHJvYmUJCT0gcmZi
aV9wcm9iZSwKLQkucmVtb3ZlICAgICAgICAgPSByZmJpX3JlbW92ZSwKLQkuZHJpdmVyICAgICAg
ICAgPSB7Ci0JCS5uYW1lICAgPSAib21hcGRzc19yZmJpIiwKLQkJLnBtCT0gJnJmYmlfcG1fb3Bz
LAotCQkuc3VwcHJlc3NfYmluZF9hdHRycyA9IHRydWUsCi0JfSwKLX07Ci0KLWludCBfX2luaXQg
cmZiaV9pbml0X3BsYXRmb3JtX2RyaXZlcih2b2lkKQotewotCXJldHVybiBwbGF0Zm9ybV9kcml2
ZXJfcmVnaXN0ZXIoJm9tYXBfcmZiaWh3X2RyaXZlcik7Ci19Ci0KLXZvaWQgcmZiaV91bmluaXRf
cGxhdGZvcm1fZHJpdmVyKHZvaWQpCi17Ci0JcGxhdGZvcm1fZHJpdmVyX3VucmVnaXN0ZXIoJm9t
YXBfcmZiaWh3X2RyaXZlcik7Ci19CkluZGV4OiBiL2luY2x1ZGUvdmlkZW8vb21hcGZiX2Rzcy5o
Cj09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09
PT09PT09PT09PT0KLS0tIGEvaW5jbHVkZS92aWRlby9vbWFwZmJfZHNzLmgJMjAxOC0wNC0yNyAx
NjoyNDo0OC4xNzE2MzIwMDcgKzAyMDAKKysrIGIvaW5jbHVkZS92aWRlby9vbWFwZmJfZHNzLmgJ
MjAxOC0wNC0yNyAxNjoyNjo1OC41NjM2MzUyOTEgKzAyMDAKQEAgLTExOCwxMSArMTE4LDYgQEAg
ZW51bSBvbWFwX2Rzc190cmFuc19rZXlfdHlwZSB7CiAJT01BUF9EU1NfQ09MT1JfS0VZX1ZJRF9T
UkMgPSAxLAogfTsKIAotZW51bSBvbWFwX3JmYmlfdGVfbW9kZSB7Ci0JT01BUF9EU1NfUkZCSV9U
RV9NT0RFXzEgPSAxLAotCU9NQVBfRFNTX1JGQklfVEVfTU9ERV8yID0gMiwKLX07Ci0KIGVudW0g
b21hcF9kc3Nfc2lnbmFsX2xldmVsIHsKIAlPTUFQRFNTX1NJR19BQ1RJVkVfTE9XLAogCU9NQVBE
U1NfU0lHX0FDVElWRV9ISUdILApAQCAtMTkzLDI3ICsxODgsNiBAQCBlbnVtIG9tYXBfZHNzX291
dHB1dF9pZCB7CiAJT01BUF9EU1NfT1VUUFVUX0hETUkJPSAxIDw8IDYsCiB9OwogCi0vKiBSRkJJ
ICovCi0KLXN0cnVjdCByZmJpX3RpbWluZ3MgewotCWludCBjc19vbl90aW1lOwotCWludCBjc19v
ZmZfdGltZTsKLQlpbnQgd2Vfb25fdGltZTsKLQlpbnQgd2Vfb2ZmX3RpbWU7Ci0JaW50IHJlX29u
X3RpbWU7Ci0JaW50IHJlX29mZl90aW1lOwotCWludCB3ZV9jeWNsZV90aW1lOwotCWludCByZV9j
eWNsZV90aW1lOwotCWludCBjc19wdWxzZV93aWR0aDsKLQlpbnQgYWNjZXNzX3RpbWU7Ci0KLQlp
bnQgY2xrX2RpdjsKLQotCXUzMiB0aW1bNV07ICAgICAgICAgICAgIC8qIHNldCBieSByZmJpX2Nv
bnZlcnRfdGltaW5ncygpICovCi0KLQlpbnQgY29udmVydGVkOwotfTsKLQogLyogRFNJICovCiAK
IGVudW0gb21hcF9kc3NfZHNpX3RyYW5zX21vZGUgewpAQCAtNjQ1LDExICs2MTksNiBAQCBzdHJ1
Y3Qgb21hcF9kc3NfZGV2aWNlIHsKIAkJfSBkcGk7CiAKIAkJc3RydWN0IHsKLQkJCXU4IGNoYW5u
ZWw7Ci0JCQl1OCBkYXRhX2xpbmVzOwotCQl9IHJmYmk7Ci0KLQkJc3RydWN0IHsKIAkJCXU4IGRh
dGFwYWlyczsKIAkJfSBzZGk7CiAKQEAgLTY3Miw3ICs2NDEsNiBAQCBzdHJ1Y3Qgb21hcF9kc3Nf
ZGV2aWNlIHsKIAogCXN0cnVjdCB7CiAJCXU4IHBpeGVsX3NpemU7Ci0JCXN0cnVjdCByZmJpX3Rp
bWluZ3MgcmZiaV90aW1pbmdzOwogCX0gY3RybDsKIAogCWNvbnN0IGNoYXIgKm5hbWU7CgpfX19f
X19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fXwpkcmktZGV2ZWwgbWFp
bGluZyBsaXN0CmRyaS1kZXZlbEBsaXN0cy5mcmVlZGVza3RvcC5vcmcKaHR0cHM6Ly9saXN0cy5m
cmVlZGVza3RvcC5vcmcvbWFpbG1hbi9saXN0aW5mby9kcmktZGV2ZWwK

From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S933792AbeD0PJZ (ORCPT <rfc822;w@1wt.eu>);
        Fri, 27 Apr 2018 11:09:25 -0400
Received: from mailout2.w1.samsung.com ([210.118.77.12]:47196 "EHLO
        mailout2.w1.samsung.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S933303AbeD0PJT (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Fri, 27 Apr 2018 11:09:19 -0400
DKIM-Filter: OpenDKIM Filter v2.11.0 mailout2.w1.samsung.com 20180427150916euoutp02d384f92c2597fe40dab2bc422b08545f~pU3_livP82358523585euoutp02H
X-AuditID: cbfec7f2-1c1ff70000011644-98-5ae33d1b0a9b
From: Bartlomiej Zolnierkiewicz <b.zolnierkie@samsung.com>
To: Tomi Valkeinen <tomi.valkeinen@ti.com>
Cc: Laurent Pinchart <laurent.pinchart@ideasonboard.com>,
        linux-fbdev@vger.kernel.org, dri-devel@lists.freedesktop.org,
        linux-omap@vger.kernel.org, linux-kernel@vger.kernel.org
Subject: [PATCH] video: fbdev: omap2: remove rfbi
Date: Fri, 27 Apr 2018 17:09:14 +0200
Message-id: <2238944.jilJcacc6d@amdc3058>
User-Agent: KMail/4.13.3 (Linux/3.13.0-96-generic; KDE/4.13.3; x86_64; ; )
MIME-version: 1.0
Content-transfer-encoding: 7Bit
Content-type: text/plain; charset="us-ascii"
X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFnrBIsWRmVeSWpSXmKPExsWy7djPc7rSto+jDGYfELa48vU9m0XnxCXs
        Fif6PrBaXN41h81i9pJ+Fov182+xObB5zO6Yyepxv/s4k8fxG9uZPD5vkgtgieKySUnNySxL
        LdK3S+DKmLrqDVPBop+MFfsuvWNuYNx3irGLkYNDQsBE4tgCnS5GLg4hgRWMEp03/rJBOJ8Z
        Jf4tP8fcxcgJVvTg2BtWiMQyRolJx9ZBOb+BWq78AqtiE7CSmNi+ihHEFhHQkvh0tgesiFlg
        C6PEmhPrwYqEBQwlXk5exwZiswioSjR/u84EYvMKaEqsPH6ZBcQWFfCS2LKvHSouKPFj8j2w
        OLOAvMS+/VNZIWwdibPH1jGCLJAQmMAmMXtdJ9RDLhITXytCnC0s8er4FnYIW0ais+MgE0R9
        M6PEtx17oH6bwCixZ70QhG0tcfj4RagFfBKTtk1nhpjJK9HRBlXiIXH30k42CNtRYuXXd2C3
        CQnESpy8eZl1AqPMLCRnz0Jy9iwkZy9gZF7FKJ5aWpybnlpsmJdarlecmFtcmpeul5yfu4kR
        GP+n/x3/tIPx66WkQ4wCHIxKPLwnXj+MEmJNLCuuzD3EKMHBrCTCu+M2UIg3JbGyKrUoP76o
        NCe1+BCjNAeLkjhvnEZdlJBAemJJanZqakFqEUyWiYNTqoFRyn1VXvr27QtEjSvKtY6ce5L5
        cc22OV9zprDPNpEren9w2+3cKYoPnkS8CJq4k2dN2d2AjKxJRlcDH0qZ+Kut3Lz/fUeO8rzz
        zHOfX/+5nXupxeuu5bPnbp9gwu136+XrzEcF6w5eMvkan+hnUWcx6VaHkohJf8PPluIbcx0/
        NPhczlZ9WGUjqcRSnJFoqMVcVJwIAHuksYn7AgAA
X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFtrALMWRmVeSWpSXmKPExsVy+t/xq7pSto+jDCY9Mra48vU9m0XnxCXs
        Fif6PrBaXN41h81i9pJ+Fov182+xObB5zO6Yyepxv/s4k8fxG9uZPD5vkgtgieKySUnNySxL
        LdK3S+DKmLrqDVPBop+MFfsuvWNuYNx3irGLkZNDQsBE4sGxN6xdjFwcQgJLGCVmb77LCOH8
        ZZR493QxE0gVm4CVxMT2VWAdIgJaEp/O9oB1MAtsYZS413kUrEhYwFDi5eR1bCA2i4CqRPO3
        62BxXgFNiZXHL7OA2KICXhJb9rVDxQUlfky+BxZnFpCX2Ld/KiuErSWxfudxpgmMvLOQlM1C
        UjYLSdkCRuZVjCKppcW56bnFhnrFibnFpXnpesn5uZsYgeG47djPzTsYL20MPsQowMGoxMN7
        4vXDKCHWxLLiytxDjBIczEoivDtuA4V4UxIrq1KL8uOLSnNSiw8xSnOwKInznjeojBISSE8s
        Sc1OTS1ILYLJMnFwSjUwdv+ucs5ZUpb1e03d85jSXT2Ss6bwbU1OftrbGrE9+7O7SV7nv901
        q2/cX67Nx9Us1sdy5eWfOXfDP7q91z4txeQQLfr6xhcllR1Tbscd7l54WyLZZs7tUzcfW5zu
        WWiiNLehN6XQUmr5HgZr9QbnVauCFb52usRFf51W96HuqsrOZ6zLVO71K7EUZyQaajEXFScC
        AH7j3FlDAgAA
X-CMS-MailID: 20180427150914eucas1p14dd8df4a215014ddac990b0ccdb1805c
X-Msg-Generator: CA
CMS-TYPE: 201P
X-CMS-RootMailID: 20180427150914eucas1p14dd8df4a215014ddac990b0ccdb1805c
X-RootMTR: 20180427150914eucas1p14dd8df4a215014ddac990b0ccdb1805c
References: <CGME20180427150914eucas1p14dd8df4a215014ddac990b0ccdb1805c@eucas1p1.samsung.com>
Sender: linux-kernel-owner@vger.kernel.org
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

omapfb equivalent of drm's commit aa61321d4c08 ("drm/omap: remove rfbi"):

The RFBI driver has not worked nor compiled for many years. There are
very few boards out there that use RFBI, and no one has stepped up to
fix it.

So let's remove the RFBI code that doesn't even compile.

Cc: Tomi Valkeinen <tomi.valkeinen@ti.com>
Cc: Laurent Pinchart <laurent.pinchart@ideasonboard.com>
Signed-off-by: Bartlomiej Zolnierkiewicz <b.zolnierkie@samsung.com>
---
 drivers/video/fbdev/omap2/omapfb/dss/Kconfig  |   13 
 drivers/video/fbdev/omap2/omapfb/dss/Makefile |    1 
 drivers/video/fbdev/omap2/omapfb/dss/core.c   |    6 
 drivers/video/fbdev/omap2/omapfb/dss/dss.h    |    4 
 drivers/video/fbdev/omap2/omapfb/dss/rfbi.c   | 1078 --------------------------
 include/video/omapfb_dss.h                    |   32 
 6 files changed, 1134 deletions(-)
 delete mode 100644 drivers/video/fbdev/omap2/omapfb/dss/rfbi.c

Index: b/drivers/video/fbdev/omap2/omapfb/dss/Kconfig
===================================================================
--- a/drivers/video/fbdev/omap2/omapfb/dss/Kconfig	2018-04-27 16:24:48.171632007 +0200
+++ b/drivers/video/fbdev/omap2/omapfb/dss/Kconfig	2018-04-27 16:25:31.067633088 +0200
@@ -42,19 +42,6 @@ config FB_OMAP2_DSS_DPI
 	help
 	  DPI Interface. This is the Parallel Display Interface.
 
-config FB_OMAP2_DSS_RFBI
-	bool "RFBI support"
-	depends on BROKEN
-        default n
-	help
-	  MIPI DBI support (RFBI, Remote Framebuffer Interface, in Texas
-	  Instrument's terminology).
-
-	  DBI is a bus between the host processor and a peripheral,
-	  such as a display or a framebuffer chip.
-
-	  See http://www.mipi.org/ for DBI specifications.
-
 config FB_OMAP2_DSS_VENC
 	bool "VENC support"
         default y
Index: b/drivers/video/fbdev/omap2/omapfb/dss/Makefile
===================================================================
--- a/drivers/video/fbdev/omap2/omapfb/dss/Makefile	2018-04-27 16:24:48.171632007 +0200
+++ b/drivers/video/fbdev/omap2/omapfb/dss/Makefile	2018-04-27 16:26:20.511634333 +0200
@@ -8,7 +8,6 @@ omapdss-y := core.o dss.o dss_features.o
 omapdss-y += manager.o manager-sysfs.o overlay.o overlay-sysfs.o apply.o \
 	dispc-compat.o display-sysfs.o
 omapdss-$(CONFIG_FB_OMAP2_DSS_DPI) += dpi.o
-omapdss-$(CONFIG_FB_OMAP2_DSS_RFBI) += rfbi.o
 omapdss-$(CONFIG_FB_OMAP2_DSS_VENC) += venc.o
 omapdss-$(CONFIG_FB_OMAP2_DSS_SDI) += sdi.o
 omapdss-$(CONFIG_FB_OMAP2_DSS_DSI) += dsi.o
Index: b/drivers/video/fbdev/omap2/omapfb/dss/core.c
===================================================================
--- a/drivers/video/fbdev/omap2/omapfb/dss/core.c	2018-04-27 16:24:48.171632007 +0200
+++ b/drivers/video/fbdev/omap2/omapfb/dss/core.c	2018-04-27 16:26:00.675633833 +0200
@@ -251,9 +251,6 @@ static int (*dss_output_drv_reg_funcs[])
 #ifdef CONFIG_FB_OMAP2_DSS_SDI
 	sdi_init_platform_driver,
 #endif
-#ifdef CONFIG_FB_OMAP2_DSS_RFBI
-	rfbi_init_platform_driver,
-#endif
 #ifdef CONFIG_FB_OMAP2_DSS_VENC
 	venc_init_platform_driver,
 #endif
@@ -275,9 +272,6 @@ static void (*dss_output_drv_unreg_funcs
 #ifdef CONFIG_FB_OMAP2_DSS_VENC
 	venc_uninit_platform_driver,
 #endif
-#ifdef CONFIG_FB_OMAP2_DSS_RFBI
-	rfbi_uninit_platform_driver,
-#endif
 #ifdef CONFIG_FB_OMAP2_DSS_SDI
 	sdi_uninit_platform_driver,
 #endif
Index: b/drivers/video/fbdev/omap2/omapfb/dss/dss.h
===================================================================
--- a/drivers/video/fbdev/omap2/omapfb/dss/dss.h	2018-04-27 16:24:48.171632007 +0200
+++ b/drivers/video/fbdev/omap2/omapfb/dss/dss.h	2018-04-27 16:24:48.171632007 +0200
@@ -472,10 +472,6 @@ void hdmi4_uninit_platform_driver(void);
 int hdmi5_init_platform_driver(void) __init;
 void hdmi5_uninit_platform_driver(void);
 
-/* RFBI */
-int rfbi_init_platform_driver(void) __init;
-void rfbi_uninit_platform_driver(void);
-
 
 #ifdef CONFIG_FB_OMAP2_DSS_COLLECT_IRQ_STATS
 static inline void dss_collect_irq_stats(u32 irqstatus, unsigned *irq_arr)
Index: b/drivers/video/fbdev/omap2/omapfb/dss/rfbi.c
===================================================================
--- a/drivers/video/fbdev/omap2/omapfb/dss/rfbi.c	2018-04-27 16:24:42.223631857 +0200
+++ /dev/null	1970-01-01 00:00:00.000000000 +0000
@@ -1,1078 +0,0 @@
-/*
- * linux/drivers/video/omap2/dss/rfbi.c
- *
- * Copyright (C) 2009 Nokia Corporation
- * Author: Tomi Valkeinen <tomi.valkeinen@nokia.com>
- *
- * Some code and ideas taken from drivers/video/omap/ driver
- * by Imre Deak.
- *
- * This program is free software; you can redistribute it and/or modify it
- * under the terms of the GNU General Public License version 2 as published by
- * the Free Software Foundation.
- *
- * This program is distributed in the hope that it will be useful, but WITHOUT
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
- * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
- * more details.
- *
- * You should have received a copy of the GNU General Public License along with
- * this program.  If not, see <http://www.gnu.org/licenses/>.
- */
-
-#define DSS_SUBSYS_NAME "RFBI"
-
-#include <linux/kernel.h>
-#include <linux/dma-mapping.h>
-#include <linux/export.h>
-#include <linux/vmalloc.h>
-#include <linux/clk.h>
-#include <linux/io.h>
-#include <linux/delay.h>
-#include <linux/kfifo.h>
-#include <linux/ktime.h>
-#include <linux/hrtimer.h>
-#include <linux/seq_file.h>
-#include <linux/semaphore.h>
-#include <linux/platform_device.h>
-#include <linux/pm_runtime.h>
-#include <linux/component.h>
-
-#include <video/omapfb_dss.h>
-#include "dss.h"
-
-struct rfbi_reg { u16 idx; };
-
-#define RFBI_REG(idx)		((const struct rfbi_reg) { idx })
-
-#define RFBI_REVISION		RFBI_REG(0x0000)
-#define RFBI_SYSCONFIG		RFBI_REG(0x0010)
-#define RFBI_SYSSTATUS		RFBI_REG(0x0014)
-#define RFBI_CONTROL		RFBI_REG(0x0040)
-#define RFBI_PIXEL_CNT		RFBI_REG(0x0044)
-#define RFBI_LINE_NUMBER	RFBI_REG(0x0048)
-#define RFBI_CMD		RFBI_REG(0x004c)
-#define RFBI_PARAM		RFBI_REG(0x0050)
-#define RFBI_DATA		RFBI_REG(0x0054)
-#define RFBI_READ		RFBI_REG(0x0058)
-#define RFBI_STATUS		RFBI_REG(0x005c)
-
-#define RFBI_CONFIG(n)		RFBI_REG(0x0060 + (n)*0x18)
-#define RFBI_ONOFF_TIME(n)	RFBI_REG(0x0064 + (n)*0x18)
-#define RFBI_CYCLE_TIME(n)	RFBI_REG(0x0068 + (n)*0x18)
-#define RFBI_DATA_CYCLE1(n)	RFBI_REG(0x006c + (n)*0x18)
-#define RFBI_DATA_CYCLE2(n)	RFBI_REG(0x0070 + (n)*0x18)
-#define RFBI_DATA_CYCLE3(n)	RFBI_REG(0x0074 + (n)*0x18)
-
-#define RFBI_VSYNC_WIDTH	RFBI_REG(0x0090)
-#define RFBI_HSYNC_WIDTH	RFBI_REG(0x0094)
-
-#define REG_FLD_MOD(idx, val, start, end) \
-	rfbi_write_reg(idx, FLD_MOD(rfbi_read_reg(idx), val, start, end))
-
-enum omap_rfbi_cycleformat {
-	OMAP_DSS_RFBI_CYCLEFORMAT_1_1 = 0,
-	OMAP_DSS_RFBI_CYCLEFORMAT_2_1 = 1,
-	OMAP_DSS_RFBI_CYCLEFORMAT_3_1 = 2,
-	OMAP_DSS_RFBI_CYCLEFORMAT_3_2 = 3,
-};
-
-enum omap_rfbi_datatype {
-	OMAP_DSS_RFBI_DATATYPE_12 = 0,
-	OMAP_DSS_RFBI_DATATYPE_16 = 1,
-	OMAP_DSS_RFBI_DATATYPE_18 = 2,
-	OMAP_DSS_RFBI_DATATYPE_24 = 3,
-};
-
-enum omap_rfbi_parallelmode {
-	OMAP_DSS_RFBI_PARALLELMODE_8 = 0,
-	OMAP_DSS_RFBI_PARALLELMODE_9 = 1,
-	OMAP_DSS_RFBI_PARALLELMODE_12 = 2,
-	OMAP_DSS_RFBI_PARALLELMODE_16 = 3,
-};
-
-static int rfbi_convert_timings(struct rfbi_timings *t);
-static void rfbi_get_clk_info(u32 *clk_period, u32 *max_clk_div);
-
-static struct {
-	struct platform_device *pdev;
-	void __iomem	*base;
-
-	unsigned long	l4_khz;
-
-	enum omap_rfbi_datatype datatype;
-	enum omap_rfbi_parallelmode parallelmode;
-
-	enum omap_rfbi_te_mode te_mode;
-	int te_enabled;
-
-	void (*framedone_callback)(void *data);
-	void *framedone_callback_data;
-
-	struct omap_dss_device *dssdev[2];
-
-	struct semaphore bus_lock;
-
-	struct omap_video_timings timings;
-	int pixel_size;
-	int data_lines;
-	struct rfbi_timings intf_timings;
-
-	struct omap_dss_device output;
-} rfbi;
-
-static inline void rfbi_write_reg(const struct rfbi_reg idx, u32 val)
-{
-	__raw_writel(val, rfbi.base + idx.idx);
-}
-
-static inline u32 rfbi_read_reg(const struct rfbi_reg idx)
-{
-	return __raw_readl(rfbi.base + idx.idx);
-}
-
-static int rfbi_runtime_get(void)
-{
-	int r;
-
-	DSSDBG("rfbi_runtime_get\n");
-
-	r = pm_runtime_get_sync(&rfbi.pdev->dev);
-	WARN_ON(r < 0);
-	return r < 0 ? r : 0;
-}
-
-static void rfbi_runtime_put(void)
-{
-	int r;
-
-	DSSDBG("rfbi_runtime_put\n");
-
-	r = pm_runtime_put_sync(&rfbi.pdev->dev);
-	WARN_ON(r < 0 && r != -ENOSYS);
-}
-
-static void rfbi_bus_lock(void)
-{
-	down(&rfbi.bus_lock);
-}
-
-static void rfbi_bus_unlock(void)
-{
-	up(&rfbi.bus_lock);
-}
-
-static void rfbi_write_command(const void *buf, u32 len)
-{
-	switch (rfbi.parallelmode) {
-	case OMAP_DSS_RFBI_PARALLELMODE_8:
-	{
-		const u8 *b = buf;
-		for (; len; len--)
-			rfbi_write_reg(RFBI_CMD, *b++);
-		break;
-	}
-
-	case OMAP_DSS_RFBI_PARALLELMODE_16:
-	{
-		const u16 *w = buf;
-		BUG_ON(len & 1);
-		for (; len; len -= 2)
-			rfbi_write_reg(RFBI_CMD, *w++);
-		break;
-	}
-
-	case OMAP_DSS_RFBI_PARALLELMODE_9:
-	case OMAP_DSS_RFBI_PARALLELMODE_12:
-	default:
-		BUG();
-	}
-}
-
-static void rfbi_read_data(void *buf, u32 len)
-{
-	switch (rfbi.parallelmode) {
-	case OMAP_DSS_RFBI_PARALLELMODE_8:
-	{
-		u8 *b = buf;
-		for (; len; len--) {
-			rfbi_write_reg(RFBI_READ, 0);
-			*b++ = rfbi_read_reg(RFBI_READ);
-		}
-		break;
-	}
-
-	case OMAP_DSS_RFBI_PARALLELMODE_16:
-	{
-		u16 *w = buf;
-		BUG_ON(len & ~1);
-		for (; len; len -= 2) {
-			rfbi_write_reg(RFBI_READ, 0);
-			*w++ = rfbi_read_reg(RFBI_READ);
-		}
-		break;
-	}
-
-	case OMAP_DSS_RFBI_PARALLELMODE_9:
-	case OMAP_DSS_RFBI_PARALLELMODE_12:
-	default:
-		BUG();
-	}
-}
-
-static void rfbi_write_data(const void *buf, u32 len)
-{
-	switch (rfbi.parallelmode) {
-	case OMAP_DSS_RFBI_PARALLELMODE_8:
-	{
-		const u8 *b = buf;
-		for (; len; len--)
-			rfbi_write_reg(RFBI_PARAM, *b++);
-		break;
-	}
-
-	case OMAP_DSS_RFBI_PARALLELMODE_16:
-	{
-		const u16 *w = buf;
-		BUG_ON(len & 1);
-		for (; len; len -= 2)
-			rfbi_write_reg(RFBI_PARAM, *w++);
-		break;
-	}
-
-	case OMAP_DSS_RFBI_PARALLELMODE_9:
-	case OMAP_DSS_RFBI_PARALLELMODE_12:
-	default:
-		BUG();
-
-	}
-}
-
-static void rfbi_write_pixels(const void __iomem *buf, int scr_width,
-		u16 x, u16 y,
-		u16 w, u16 h)
-{
-	int start_offset = scr_width * y + x;
-	int horiz_offset = scr_width - w;
-	int i;
-
-	if (rfbi.datatype == OMAP_DSS_RFBI_DATATYPE_16 &&
-	   rfbi.parallelmode == OMAP_DSS_RFBI_PARALLELMODE_8) {
-		const u16 __iomem *pd = buf;
-		pd += start_offset;
-
-		for (; h; --h) {
-			for (i = 0; i < w; ++i) {
-				const u8 __iomem *b = (const u8 __iomem *)pd;
-				rfbi_write_reg(RFBI_PARAM, __raw_readb(b+1));
-				rfbi_write_reg(RFBI_PARAM, __raw_readb(b+0));
-				++pd;
-			}
-			pd += horiz_offset;
-		}
-	} else if (rfbi.datatype == OMAP_DSS_RFBI_DATATYPE_24 &&
-	   rfbi.parallelmode == OMAP_DSS_RFBI_PARALLELMODE_8) {
-		const u32 __iomem *pd = buf;
-		pd += start_offset;
-
-		for (; h; --h) {
-			for (i = 0; i < w; ++i) {
-				const u8 __iomem *b = (const u8 __iomem *)pd;
-				rfbi_write_reg(RFBI_PARAM, __raw_readb(b+2));
-				rfbi_write_reg(RFBI_PARAM, __raw_readb(b+1));
-				rfbi_write_reg(RFBI_PARAM, __raw_readb(b+0));
-				++pd;
-			}
-			pd += horiz_offset;
-		}
-	} else if (rfbi.datatype == OMAP_DSS_RFBI_DATATYPE_16 &&
-	   rfbi.parallelmode == OMAP_DSS_RFBI_PARALLELMODE_16) {
-		const u16 __iomem *pd = buf;
-		pd += start_offset;
-
-		for (; h; --h) {
-			for (i = 0; i < w; ++i) {
-				rfbi_write_reg(RFBI_PARAM, __raw_readw(pd));
-				++pd;
-			}
-			pd += horiz_offset;
-		}
-	} else {
-		BUG();
-	}
-}
-
-static int rfbi_transfer_area(struct omap_dss_device *dssdev,
-		void (*callback)(void *data), void *data)
-{
-	u32 l;
-	int r;
-	struct omap_overlay_manager *mgr = rfbi.output.manager;
-	u16 width = rfbi.timings.x_res;
-	u16 height = rfbi.timings.y_res;
-
-	/*BUG_ON(callback == 0);*/
-	BUG_ON(rfbi.framedone_callback != NULL);
-
-	DSSDBG("rfbi_transfer_area %dx%d\n", width, height);
-
-	dss_mgr_set_timings(mgr, &rfbi.timings);
-
-	r = dss_mgr_enable(mgr);
-	if (r)
-		return r;
-
-	rfbi.framedone_callback = callback;
-	rfbi.framedone_callback_data = data;
-
-	rfbi_write_reg(RFBI_PIXEL_CNT, width * height);
-
-	l = rfbi_read_reg(RFBI_CONTROL);
-	l = FLD_MOD(l, 1, 0, 0); /* enable */
-	if (!rfbi.te_enabled)
-		l = FLD_MOD(l, 1, 4, 4); /* ITE */
-
-	rfbi_write_reg(RFBI_CONTROL, l);
-
-	return 0;
-}
-
-static void framedone_callback(void *data)
-{
-	void (*callback)(void *data);
-
-	DSSDBG("FRAMEDONE\n");
-
-	REG_FLD_MOD(RFBI_CONTROL, 0, 0, 0);
-
-	callback = rfbi.framedone_callback;
-	rfbi.framedone_callback = NULL;
-
-	if (callback != NULL)
-		callback(rfbi.framedone_callback_data);
-}
-
-#if 1 /* VERBOSE */
-static void rfbi_print_timings(void)
-{
-	u32 l;
-	u32 time;
-
-	l = rfbi_read_reg(RFBI_CONFIG(0));
-	time = 1000000000 / rfbi.l4_khz;
-	if (l & (1 << 4))
-		time *= 2;
-
-	DSSDBG("Tick time %u ps\n", time);
-	l = rfbi_read_reg(RFBI_ONOFF_TIME(0));
-	DSSDBG("CSONTIME %d, CSOFFTIME %d, WEONTIME %d, WEOFFTIME %d, "
-		"REONTIME %d, REOFFTIME %d\n",
-		l & 0x0f, (l >> 4) & 0x3f, (l >> 10) & 0x0f, (l >> 14) & 0x3f,
-		(l >> 20) & 0x0f, (l >> 24) & 0x3f);
-
-	l = rfbi_read_reg(RFBI_CYCLE_TIME(0));
-	DSSDBG("WECYCLETIME %d, RECYCLETIME %d, CSPULSEWIDTH %d, "
-		"ACCESSTIME %d\n",
-		(l & 0x3f), (l >> 6) & 0x3f, (l >> 12) & 0x3f,
-		(l >> 22) & 0x3f);
-}
-#else
-static void rfbi_print_timings(void) {}
-#endif
-
-
-
-
-static u32 extif_clk_period;
-
-static inline unsigned long round_to_extif_ticks(unsigned long ps, int div)
-{
-	int bus_tick = extif_clk_period * div;
-	return (ps + bus_tick - 1) / bus_tick * bus_tick;
-}
-
-static int calc_reg_timing(struct rfbi_timings *t, int div)
-{
-	t->clk_div = div;
-
-	t->cs_on_time = round_to_extif_ticks(t->cs_on_time, div);
-
-	t->we_on_time = round_to_extif_ticks(t->we_on_time, div);
-	t->we_off_time = round_to_extif_ticks(t->we_off_time, div);
-	t->we_cycle_time = round_to_extif_ticks(t->we_cycle_time, div);
-
-	t->re_on_time = round_to_extif_ticks(t->re_on_time, div);
-	t->re_off_time = round_to_extif_ticks(t->re_off_time, div);
-	t->re_cycle_time = round_to_extif_ticks(t->re_cycle_time, div);
-
-	t->access_time = round_to_extif_ticks(t->access_time, div);
-	t->cs_off_time = round_to_extif_ticks(t->cs_off_time, div);
-	t->cs_pulse_width = round_to_extif_ticks(t->cs_pulse_width, div);
-
-	DSSDBG("[reg]cson %d csoff %d reon %d reoff %d\n",
-	       t->cs_on_time, t->cs_off_time, t->re_on_time, t->re_off_time);
-	DSSDBG("[reg]weon %d weoff %d recyc %d wecyc %d\n",
-	       t->we_on_time, t->we_off_time, t->re_cycle_time,
-	       t->we_cycle_time);
-	DSSDBG("[reg]rdaccess %d cspulse %d\n",
-	       t->access_time, t->cs_pulse_width);
-
-	return rfbi_convert_timings(t);
-}
-
-static int calc_extif_timings(struct rfbi_timings *t)
-{
-	u32 max_clk_div;
-	int div;
-
-	rfbi_get_clk_info(&extif_clk_period, &max_clk_div);
-	for (div = 1; div <= max_clk_div; div++) {
-		if (calc_reg_timing(t, div) == 0)
-			break;
-	}
-
-	if (div <= max_clk_div)
-		return 0;
-
-	DSSERR("can't setup timings\n");
-	return -1;
-}
-
-
-static void rfbi_set_timings(int rfbi_module, struct rfbi_timings *t)
-{
-	int r;
-
-	if (!t->converted) {
-		r = calc_extif_timings(t);
-		if (r < 0)
-			DSSERR("Failed to calc timings\n");
-	}
-
-	BUG_ON(!t->converted);
-
-	rfbi_write_reg(RFBI_ONOFF_TIME(rfbi_module), t->tim[0]);
-	rfbi_write_reg(RFBI_CYCLE_TIME(rfbi_module), t->tim[1]);
-
-	/* TIMEGRANULARITY */
-	REG_FLD_MOD(RFBI_CONFIG(rfbi_module),
-		    (t->tim[2] ? 1 : 0), 4, 4);
-
-	rfbi_print_timings();
-}
-
-static int ps_to_rfbi_ticks(int time, int div)
-{
-	unsigned long tick_ps;
-	int ret;
-
-	/* Calculate in picosecs to yield more exact results */
-	tick_ps = 1000000000 / (rfbi.l4_khz) * div;
-
-	ret = (time + tick_ps - 1) / tick_ps;
-
-	return ret;
-}
-
-static void rfbi_get_clk_info(u32 *clk_period, u32 *max_clk_div)
-{
-	*clk_period = 1000000000 / rfbi.l4_khz;
-	*max_clk_div = 2;
-}
-
-static int rfbi_convert_timings(struct rfbi_timings *t)
-{
-	u32 l;
-	int reon, reoff, weon, weoff, cson, csoff, cs_pulse;
-	int actim, recyc, wecyc;
-	int div = t->clk_div;
-
-	if (div <= 0 || div > 2)
-		return -1;
-
-	/* Make sure that after conversion it still holds that:
-	 * weoff > weon, reoff > reon, recyc >= reoff, wecyc >= weoff,
-	 * csoff > cson, csoff >= max(weoff, reoff), actim > reon
-	 */
-	weon = ps_to_rfbi_ticks(t->we_on_time, div);
-	weoff = ps_to_rfbi_ticks(t->we_off_time, div);
-	if (weoff <= weon)
-		weoff = weon + 1;
-	if (weon > 0x0f)
-		return -1;
-	if (weoff > 0x3f)
-		return -1;
-
-	reon = ps_to_rfbi_ticks(t->re_on_time, div);
-	reoff = ps_to_rfbi_ticks(t->re_off_time, div);
-	if (reoff <= reon)
-		reoff = reon + 1;
-	if (reon > 0x0f)
-		return -1;
-	if (reoff > 0x3f)
-		return -1;
-
-	cson = ps_to_rfbi_ticks(t->cs_on_time, div);
-	csoff = ps_to_rfbi_ticks(t->cs_off_time, div);
-	if (csoff <= cson)
-		csoff = cson + 1;
-	if (csoff < max(weoff, reoff))
-		csoff = max(weoff, reoff);
-	if (cson > 0x0f)
-		return -1;
-	if (csoff > 0x3f)
-		return -1;
-
-	l =  cson;
-	l |= csoff << 4;
-	l |= weon  << 10;
-	l |= weoff << 14;
-	l |= reon  << 20;
-	l |= reoff << 24;
-
-	t->tim[0] = l;
-
-	actim = ps_to_rfbi_ticks(t->access_time, div);
-	if (actim <= reon)
-		actim = reon + 1;
-	if (actim > 0x3f)
-		return -1;
-
-	wecyc = ps_to_rfbi_ticks(t->we_cycle_time, div);
-	if (wecyc < weoff)
-		wecyc = weoff;
-	if (wecyc > 0x3f)
-		return -1;
-
-	recyc = ps_to_rfbi_ticks(t->re_cycle_time, div);
-	if (recyc < reoff)
-		recyc = reoff;
-	if (recyc > 0x3f)
-		return -1;
-
-	cs_pulse = ps_to_rfbi_ticks(t->cs_pulse_width, div);
-	if (cs_pulse > 0x3f)
-		return -1;
-
-	l =  wecyc;
-	l |= recyc    << 6;
-	l |= cs_pulse << 12;
-	l |= actim    << 22;
-
-	t->tim[1] = l;
-
-	t->tim[2] = div - 1;
-
-	t->converted = 1;
-
-	return 0;
-}
-
-/* xxx FIX module selection missing */
-static int rfbi_setup_te(enum omap_rfbi_te_mode mode,
-			     unsigned hs_pulse_time, unsigned vs_pulse_time,
-			     int hs_pol_inv, int vs_pol_inv, int extif_div)
-{
-	int hs, vs;
-	int min;
-	u32 l;
-
-	hs = ps_to_rfbi_ticks(hs_pulse_time, 1);
-	vs = ps_to_rfbi_ticks(vs_pulse_time, 1);
-	if (hs < 2)
-		return -EDOM;
-	if (mode == OMAP_DSS_RFBI_TE_MODE_2)
-		min = 2;
-	else /* OMAP_DSS_RFBI_TE_MODE_1 */
-		min = 4;
-	if (vs < min)
-		return -EDOM;
-	if (vs == hs)
-		return -EINVAL;
-	rfbi.te_mode = mode;
-	DSSDBG("setup_te: mode %d hs %d vs %d hs_inv %d vs_inv %d\n",
-		mode, hs, vs, hs_pol_inv, vs_pol_inv);
-
-	rfbi_write_reg(RFBI_HSYNC_WIDTH, hs);
-	rfbi_write_reg(RFBI_VSYNC_WIDTH, vs);
-
-	l = rfbi_read_reg(RFBI_CONFIG(0));
-	if (hs_pol_inv)
-		l &= ~(1 << 21);
-	else
-		l |= 1 << 21;
-	if (vs_pol_inv)
-		l &= ~(1 << 20);
-	else
-		l |= 1 << 20;
-
-	return 0;
-}
-
-/* xxx FIX module selection missing */
-static int rfbi_enable_te(bool enable, unsigned line)
-{
-	u32 l;
-
-	DSSDBG("te %d line %d mode %d\n", enable, line, rfbi.te_mode);
-	if (line > (1 << 11) - 1)
-		return -EINVAL;
-
-	l = rfbi_read_reg(RFBI_CONFIG(0));
-	l &= ~(0x3 << 2);
-	if (enable) {
-		rfbi.te_enabled = 1;
-		l |= rfbi.te_mode << 2;
-	} else
-		rfbi.te_enabled = 0;
-	rfbi_write_reg(RFBI_CONFIG(0), l);
-	rfbi_write_reg(RFBI_LINE_NUMBER, line);
-
-	return 0;
-}
-
-static int rfbi_configure_bus(int rfbi_module, int bpp, int lines)
-{
-	u32 l;
-	int cycle1 = 0, cycle2 = 0, cycle3 = 0;
-	enum omap_rfbi_cycleformat cycleformat;
-	enum omap_rfbi_datatype datatype;
-	enum omap_rfbi_parallelmode parallelmode;
-
-	switch (bpp) {
-	case 12:
-		datatype = OMAP_DSS_RFBI_DATATYPE_12;
-		break;
-	case 16:
-		datatype = OMAP_DSS_RFBI_DATATYPE_16;
-		break;
-	case 18:
-		datatype = OMAP_DSS_RFBI_DATATYPE_18;
-		break;
-	case 24:
-		datatype = OMAP_DSS_RFBI_DATATYPE_24;
-		break;
-	default:
-		BUG();
-		return 1;
-	}
-	rfbi.datatype = datatype;
-
-	switch (lines) {
-	case 8:
-		parallelmode = OMAP_DSS_RFBI_PARALLELMODE_8;
-		break;
-	case 9:
-		parallelmode = OMAP_DSS_RFBI_PARALLELMODE_9;
-		break;
-	case 12:
-		parallelmode = OMAP_DSS_RFBI_PARALLELMODE_12;
-		break;
-	case 16:
-		parallelmode = OMAP_DSS_RFBI_PARALLELMODE_16;
-		break;
-	default:
-		BUG();
-		return 1;
-	}
-	rfbi.parallelmode = parallelmode;
-
-	if ((bpp % lines) == 0) {
-		switch (bpp / lines) {
-		case 1:
-			cycleformat = OMAP_DSS_RFBI_CYCLEFORMAT_1_1;
-			break;
-		case 2:
-			cycleformat = OMAP_DSS_RFBI_CYCLEFORMAT_2_1;
-			break;
-		case 3:
-			cycleformat = OMAP_DSS_RFBI_CYCLEFORMAT_3_1;
-			break;
-		default:
-			BUG();
-			return 1;
-		}
-	} else if ((2 * bpp % lines) == 0) {
-		if ((2 * bpp / lines) == 3)
-			cycleformat = OMAP_DSS_RFBI_CYCLEFORMAT_3_2;
-		else {
-			BUG();
-			return 1;
-		}
-	} else {
-		BUG();
-		return 1;
-	}
-
-	switch (cycleformat) {
-	case OMAP_DSS_RFBI_CYCLEFORMAT_1_1:
-		cycle1 = lines;
-		break;
-
-	case OMAP_DSS_RFBI_CYCLEFORMAT_2_1:
-		cycle1 = lines;
-		cycle2 = lines;
-		break;
-
-	case OMAP_DSS_RFBI_CYCLEFORMAT_3_1:
-		cycle1 = lines;
-		cycle2 = lines;
-		cycle3 = lines;
-		break;
-
-	case OMAP_DSS_RFBI_CYCLEFORMAT_3_2:
-		cycle1 = lines;
-		cycle2 = (lines / 2) | ((lines / 2) << 16);
-		cycle3 = (lines << 16);
-		break;
-	}
-
-	REG_FLD_MOD(RFBI_CONTROL, 0, 3, 2); /* clear CS */
-
-	l = 0;
-	l |= FLD_VAL(parallelmode, 1, 0);
-	l |= FLD_VAL(0, 3, 2);		/* TRIGGERMODE: ITE */
-	l |= FLD_VAL(0, 4, 4);		/* TIMEGRANULARITY */
-	l |= FLD_VAL(datatype, 6, 5);
-	/* l |= FLD_VAL(2, 8, 7); */	/* L4FORMAT, 2pix/L4 */
-	l |= FLD_VAL(0, 8, 7);	/* L4FORMAT, 1pix/L4 */
-	l |= FLD_VAL(cycleformat, 10, 9);
-	l |= FLD_VAL(0, 12, 11);	/* UNUSEDBITS */
-	l |= FLD_VAL(0, 16, 16);	/* A0POLARITY */
-	l |= FLD_VAL(0, 17, 17);	/* REPOLARITY */
-	l |= FLD_VAL(0, 18, 18);	/* WEPOLARITY */
-	l |= FLD_VAL(0, 19, 19);	/* CSPOLARITY */
-	l |= FLD_VAL(1, 20, 20);	/* TE_VSYNC_POLARITY */
-	l |= FLD_VAL(1, 21, 21);	/* HSYNCPOLARITY */
-	rfbi_write_reg(RFBI_CONFIG(rfbi_module), l);
-
-	rfbi_write_reg(RFBI_DATA_CYCLE1(rfbi_module), cycle1);
-	rfbi_write_reg(RFBI_DATA_CYCLE2(rfbi_module), cycle2);
-	rfbi_write_reg(RFBI_DATA_CYCLE3(rfbi_module), cycle3);
-
-
-	l = rfbi_read_reg(RFBI_CONTROL);
-	l = FLD_MOD(l, rfbi_module+1, 3, 2); /* Select CSx */
-	l = FLD_MOD(l, 0, 1, 1); /* clear bypass */
-	rfbi_write_reg(RFBI_CONTROL, l);
-
-
-	DSSDBG("RFBI config: bpp %d, lines %d, cycles: 0x%x 0x%x 0x%x\n",
-	       bpp, lines, cycle1, cycle2, cycle3);
-
-	return 0;
-}
-
-static int rfbi_configure(struct omap_dss_device *dssdev)
-{
-	return rfbi_configure_bus(dssdev->phy.rfbi.channel, rfbi.pixel_size,
-			rfbi.data_lines);
-}
-
-static int rfbi_update(struct omap_dss_device *dssdev, void (*callback)(void *),
-		void *data)
-{
-	return rfbi_transfer_area(dssdev, callback, data);
-}
-
-static void rfbi_set_size(struct omap_dss_device *dssdev, u16 w, u16 h)
-{
-	rfbi.timings.x_res = w;
-	rfbi.timings.y_res = h;
-}
-
-static void rfbi_set_pixel_size(struct omap_dss_device *dssdev, int pixel_size)
-{
-	rfbi.pixel_size = pixel_size;
-}
-
-static void rfbi_set_data_lines(struct omap_dss_device *dssdev, int data_lines)
-{
-	rfbi.data_lines = data_lines;
-}
-
-static void rfbi_set_interface_timings(struct omap_dss_device *dssdev,
-		struct rfbi_timings *timings)
-{
-	rfbi.intf_timings = *timings;
-}
-
-static void rfbi_dump_regs(struct seq_file *s)
-{
-#define DUMPREG(r) seq_printf(s, "%-35s %08x\n", #r, rfbi_read_reg(r))
-
-	if (rfbi_runtime_get())
-		return;
-
-	DUMPREG(RFBI_REVISION);
-	DUMPREG(RFBI_SYSCONFIG);
-	DUMPREG(RFBI_SYSSTATUS);
-	DUMPREG(RFBI_CONTROL);
-	DUMPREG(RFBI_PIXEL_CNT);
-	DUMPREG(RFBI_LINE_NUMBER);
-	DUMPREG(RFBI_CMD);
-	DUMPREG(RFBI_PARAM);
-	DUMPREG(RFBI_DATA);
-	DUMPREG(RFBI_READ);
-	DUMPREG(RFBI_STATUS);
-
-	DUMPREG(RFBI_CONFIG(0));
-	DUMPREG(RFBI_ONOFF_TIME(0));
-	DUMPREG(RFBI_CYCLE_TIME(0));
-	DUMPREG(RFBI_DATA_CYCLE1(0));
-	DUMPREG(RFBI_DATA_CYCLE2(0));
-	DUMPREG(RFBI_DATA_CYCLE3(0));
-
-	DUMPREG(RFBI_CONFIG(1));
-	DUMPREG(RFBI_ONOFF_TIME(1));
-	DUMPREG(RFBI_CYCLE_TIME(1));
-	DUMPREG(RFBI_DATA_CYCLE1(1));
-	DUMPREG(RFBI_DATA_CYCLE2(1));
-	DUMPREG(RFBI_DATA_CYCLE3(1));
-
-	DUMPREG(RFBI_VSYNC_WIDTH);
-	DUMPREG(RFBI_HSYNC_WIDTH);
-
-	rfbi_runtime_put();
-#undef DUMPREG
-}
-
-static void rfbi_config_lcd_manager(struct omap_dss_device *dssdev)
-{
-	struct omap_overlay_manager *mgr = rfbi.output.manager;
-	struct dss_lcd_mgr_config mgr_config;
-
-	mgr_config.io_pad_mode = DSS_IO_PAD_MODE_RFBI;
-
-	mgr_config.stallmode = true;
-	/* Do we need fifohandcheck for RFBI? */
-	mgr_config.fifohandcheck = false;
-
-	mgr_config.video_port_width = rfbi.pixel_size;
-	mgr_config.lcden_sig_polarity = 0;
-
-	dss_mgr_set_lcd_config(mgr, &mgr_config);
-
-	/*
-	 * Set rfbi.timings with default values, the x_res and y_res fields
-	 * are expected to be already configured by the panel driver via
-	 * omapdss_rfbi_set_size()
-	 */
-	rfbi.timings.hsw = 1;
-	rfbi.timings.hfp = 1;
-	rfbi.timings.hbp = 1;
-	rfbi.timings.vsw = 1;
-	rfbi.timings.vfp = 0;
-	rfbi.timings.vbp = 0;
-
-	rfbi.timings.interlace = false;
-	rfbi.timings.hsync_level = OMAPDSS_SIG_ACTIVE_HIGH;
-	rfbi.timings.vsync_level = OMAPDSS_SIG_ACTIVE_HIGH;
-	rfbi.timings.data_pclk_edge = OMAPDSS_DRIVE_SIG_RISING_EDGE;
-	rfbi.timings.de_level = OMAPDSS_SIG_ACTIVE_HIGH;
-	rfbi.timings.sync_pclk_edge = OMAPDSS_DRIVE_SIG_FALLING_EDGE;
-
-	dss_mgr_set_timings(mgr, &rfbi.timings);
-}
-
-static int rfbi_display_enable(struct omap_dss_device *dssdev)
-{
-	struct omap_dss_device *out = &rfbi.output;
-	int r;
-
-	if (out->manager == NULL) {
-		DSSERR("failed to enable display: no output/manager\n");
-		return -ENODEV;
-	}
-
-	r = rfbi_runtime_get();
-	if (r)
-		return r;
-
-	r = dss_mgr_register_framedone_handler(out->manager,
-			framedone_callback, NULL);
-	if (r) {
-		DSSERR("can't get FRAMEDONE irq\n");
-		goto err1;
-	}
-
-	rfbi_config_lcd_manager(dssdev);
-
-	rfbi_configure_bus(dssdev->phy.rfbi.channel, rfbi.pixel_size,
-			rfbi.data_lines);
-
-	rfbi_set_timings(dssdev->phy.rfbi.channel, &rfbi.intf_timings);
-
-	return 0;
-err1:
-	rfbi_runtime_put();
-	return r;
-}
-
-static void rfbi_display_disable(struct omap_dss_device *dssdev)
-{
-	struct omap_dss_device *out = &rfbi.output;
-
-	dss_mgr_unregister_framedone_handler(out->manager,
-			framedone_callback, NULL);
-
-	rfbi_runtime_put();
-}
-
-static int rfbi_init_display(struct omap_dss_device *dssdev)
-{
-	rfbi.dssdev[dssdev->phy.rfbi.channel] = dssdev;
-	return 0;
-}
-
-static void rfbi_init_output(struct platform_device *pdev)
-{
-	struct omap_dss_device *out = &rfbi.output;
-
-	out->dev = &pdev->dev;
-	out->id = OMAP_DSS_OUTPUT_DBI;
-	out->output_type = OMAP_DISPLAY_TYPE_DBI;
-	out->name = "rfbi.0";
-	out->dispc_channel = OMAP_DSS_CHANNEL_LCD;
-	out->owner = THIS_MODULE;
-
-	omapdss_register_output(out);
-}
-
-static void rfbi_uninit_output(struct platform_device *pdev)
-{
-	struct omap_dss_device *out = &rfbi.output;
-
-	omapdss_unregister_output(out);
-}
-
-/* RFBI HW IP initialisation */
-static int rfbi_bind(struct device *dev, struct device *master, void *data)
-{
-	struct platform_device *pdev = to_platform_device(dev);
-	u32 rev;
-	struct resource *rfbi_mem;
-	struct clk *clk;
-	int r;
-
-	rfbi.pdev = pdev;
-
-	sema_init(&rfbi.bus_lock, 1);
-
-	rfbi_mem = platform_get_resource(rfbi.pdev, IORESOURCE_MEM, 0);
-	if (!rfbi_mem) {
-		DSSERR("can't get IORESOURCE_MEM RFBI\n");
-		return -EINVAL;
-	}
-
-	rfbi.base = devm_ioremap(&pdev->dev, rfbi_mem->start,
-				 resource_size(rfbi_mem));
-	if (!rfbi.base) {
-		DSSERR("can't ioremap RFBI\n");
-		return -ENOMEM;
-	}
-
-	clk = clk_get(&pdev->dev, "ick");
-	if (IS_ERR(clk)) {
-		DSSERR("can't get ick\n");
-		return PTR_ERR(clk);
-	}
-
-	rfbi.l4_khz = clk_get_rate(clk) / 1000;
-
-	clk_put(clk);
-
-	pm_runtime_enable(&pdev->dev);
-
-	r = rfbi_runtime_get();
-	if (r)
-		goto err_runtime_get;
-
-	msleep(10);
-
-	rev = rfbi_read_reg(RFBI_REVISION);
-	dev_dbg(&pdev->dev, "OMAP RFBI rev %d.%d\n",
-	       FLD_GET(rev, 7, 4), FLD_GET(rev, 3, 0));
-
-	rfbi_runtime_put();
-
-	dss_debugfs_create_file("rfbi", rfbi_dump_regs);
-
-	rfbi_init_output(pdev);
-
-	return 0;
-
-err_runtime_get:
-	pm_runtime_disable(&pdev->dev);
-	return r;
-}
-
-static void rfbi_unbind(struct device *dev, struct device *master, void *data)
-{
-	struct platform_device *pdev = to_platform_device(dev);
-
-	rfbi_uninit_output(pdev);
-
-	pm_runtime_disable(&pdev->dev);
-
-	return 0;
-}
-
-static const struct component_ops rfbi_component_ops = {
-	.bind	= rfbi_bind,
-	.unbind	= rfbi_unbind,
-};
-
-static int rfbi_probe(struct platform_device *pdev)
-{
-	return component_add(&pdev->dev, &rfbi_component_ops);
-}
-
-static int rfbi_remove(struct platform_device *pdev)
-{
-	component_del(&pdev->dev, &rfbi_component_ops);
-	return 0;
-}
-
-static int rfbi_runtime_suspend(struct device *dev)
-{
-	dispc_runtime_put();
-
-	return 0;
-}
-
-static int rfbi_runtime_resume(struct device *dev)
-{
-	int r;
-
-	r = dispc_runtime_get();
-	if (r < 0)
-		return r;
-
-	return 0;
-}
-
-static const struct dev_pm_ops rfbi_pm_ops = {
-	.runtime_suspend = rfbi_runtime_suspend,
-	.runtime_resume = rfbi_runtime_resume,
-};
-
-static struct platform_driver omap_rfbihw_driver = {
-	.probe		= rfbi_probe,
-	.remove         = rfbi_remove,
-	.driver         = {
-		.name   = "omapdss_rfbi",
-		.pm	= &rfbi_pm_ops,
-		.suppress_bind_attrs = true,
-	},
-};
-
-int __init rfbi_init_platform_driver(void)
-{
-	return platform_driver_register(&omap_rfbihw_driver);
-}
-
-void rfbi_uninit_platform_driver(void)
-{
-	platform_driver_unregister(&omap_rfbihw_driver);
-}
Index: b/include/video/omapfb_dss.h
===================================================================
--- a/include/video/omapfb_dss.h	2018-04-27 16:24:48.171632007 +0200
+++ b/include/video/omapfb_dss.h	2018-04-27 16:26:58.563635291 +0200
@@ -118,11 +118,6 @@ enum omap_dss_trans_key_type {
 	OMAP_DSS_COLOR_KEY_VID_SRC = 1,
 };
 
-enum omap_rfbi_te_mode {
-	OMAP_DSS_RFBI_TE_MODE_1 = 1,
-	OMAP_DSS_RFBI_TE_MODE_2 = 2,
-};
-
 enum omap_dss_signal_level {
 	OMAPDSS_SIG_ACTIVE_LOW,
 	OMAPDSS_SIG_ACTIVE_HIGH,
@@ -193,27 +188,6 @@ enum omap_dss_output_id {
 	OMAP_DSS_OUTPUT_HDMI	= 1 << 6,
 };
 
-/* RFBI */
-
-struct rfbi_timings {
-	int cs_on_time;
-	int cs_off_time;
-	int we_on_time;
-	int we_off_time;
-	int re_on_time;
-	int re_off_time;
-	int we_cycle_time;
-	int re_cycle_time;
-	int cs_pulse_width;
-	int access_time;
-
-	int clk_div;
-
-	u32 tim[5];             /* set by rfbi_convert_timings() */
-
-	int converted;
-};
-
 /* DSI */
 
 enum omap_dss_dsi_trans_mode {
@@ -645,11 +619,6 @@ struct omap_dss_device {
 		} dpi;
 
 		struct {
-			u8 channel;
-			u8 data_lines;
-		} rfbi;
-
-		struct {
 			u8 datapairs;
 		} sdi;
 
@@ -672,7 +641,6 @@ struct omap_dss_device {
 
 	struct {
 		u8 pixel_size;
-		struct rfbi_timings rfbi_timings;
 	} ctrl;
 
 	const char *name;