From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id B7A38C4332F for ; Sat, 4 Nov 2023 01:00:54 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender: Content-Transfer-Encoding:Content-Type:List-Subscribe:List-Help:List-Post: List-Archive:List-Unsubscribe:List-Id:Message-ID:MIME-Version:References: In-Reply-To:Subject:Cc:To:From:Date:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=k6Q07YD/gOgElW5I0egyoEP9xWvqaY4GQ/opv/hVQfY=; b=V/rJlz6B6l3uV5 C+M8Qgt7J1s0FRQ7dw8kLIu+OynbAyqZp/rrORsgHX/8fftfU3FbhiKkxx1zA/4KKNzWW7ky9gbrX 6IPl7DwcFOPA/RCU+uAD+n2LWkodDoAzHKli+sui/TrHDQ/nyBhJvRdRjOD5UA84pANpE0v1GRWGd b/LODGCoHWYCHlcm+YVBACN9/2QvksCqSPVOMzL2OR9L2mh04P9fxDRSyNSwMTGBee+MOetPoi2Il uZPf4HJlnNp9w9fUcMGTx20faydZy+3BXqz2g/a9tc113S+v2CRYVwlpJAZCArNB2TCMbr34a0GjY HVANIZnB7BLwzWsb1wbA==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1qz51q-00CQMy-2e; Sat, 04 Nov 2023 01:00:46 +0000 Received: from m1524.mail.126.com ([220.181.15.24]) by bombadil.infradead.org with esmtp (Exim 4.96 #2 (Red Hat Linux)) id 1qz51m-00CQLy-1A for linux-riscv@lists.infradead.org; Sat, 04 Nov 2023 01:00:45 +0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=126.com; s=s110527; h=Date:From:Subject:Content-Type:MIME-Version: Message-ID; bh=6zQfb+8twt4T4FD2mQ4A4tTb1mluKFRDvk1KlxsrBK4=; b=n xzESeJRAlwObEdw5a4GFmXx0aYrmCTlmGRuTZrKYsp0+SyhnmNQZnvsmlMn7v4ch bEV+lB5HeEOV3Gc2pvNW3SYJ7lpvkJ1klEtUSg0eZHzVvbB4vzknMCIPtPf1dVS5 1/ZmnKdOfNZ/B7TAUXJiJtS1pA+YqwOTX3NQYHpQt4= Received: from figure1802$126.com ( [183.193.16.145] ) by ajax-webmail-wmsvr24 (Coremail) ; Sat, 4 Nov 2023 08:58:10 +0800 (CST) X-Originating-IP: [183.193.16.145] Date: Sat, 4 Nov 2023 08:58:10 +0800 (CST) From: Ben To: "Anup Patel" Cc: "Palmer Dabbelt" , "Paul Walmsley" , "Thomas Gleixner" , "Rob Herring" , "Krzysztof Kozlowski" , "Frank Rowand" , "Conor Dooley" , devicetree@vger.kernel.org, "Saravana Kannan" , "Marc Zyngier" , "Anup Patel" , linux-kernel@vger.kernel.org, =?UTF-8?Q?Bj=C3=B6rn_T=C3=B6pel?= , "Atish Patra" , linux-riscv@lists.infradead.org, "Andrew Jones" Subject: Re:[PATCH v11 12/14] irqchip/riscv-aplic: Add support for MSI-mode X-Priority: 3 X-Mailer: Coremail Webmail Server Version XT5.0.14 build 20230109(dcb5de15) Copyright (c) 2002-2023 www.mailtech.cn 126com In-Reply-To: <20231023172800.315343-13-apatel@ventanamicro.com> References: <20231023172800.315343-1-apatel@ventanamicro.com> <20231023172800.315343-13-apatel@ventanamicro.com> X-NTES-SC: AL_QuySC/yetkwi5iCZbekfm08Xhew/XsK1vfkm3I5QN5FwjAnkxyI9b2VZAGbp4uS2DDCzvAKNSwF1w+lFZ4JIfqg0k76SzIPhAEayQPBd9VSaeQ== MIME-Version: 1.0 Message-ID: <22d5d9e9.258.18b97d65ce7.Coremail.figure1802@126.com> X-Coremail-Locale: zh_CN X-CM-TRANSID: GMqowAD3H3kjl0Vl+44YAA--.30406W X-CM-SenderInfo: pilj32bhryija6rslhhfrp/1tbiqAcdXlpECV3s7wAGsj X-Coremail-Antispam: 1U5529EdanIXcx71UUUUU7vcSsGvfC2KfnxnUU== X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20231103_180042_920702_82E1E129 X-CRM114-Status: GOOD ( 13.27 ) X-BeenThere: linux-riscv@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-riscv" Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org At 2023-10-24 01:27:58, "Anup Patel" wrote: >The RISC-V advanced platform-level interrupt controller (APLIC) has >two modes of operation: 1) Direct mode and 2) MSI mode. >(For more details, refer https://github.com/riscv/riscv-aia) > >In APLIC MSI-mode, wired interrupts are forwared as message signaled >interrupts (MSIs) to CPUs via IMSIC. > >We extend the existing APLIC irqchip driver to support MSI-mode for >RISC-V platforms having both wired interrupts and MSIs. > >Signed-off-by: Anup Patel >--- > drivers/irqchip/Kconfig | 6 + > drivers/irqchip/Makefile | 1 + > drivers/irqchip/irq-riscv-aplic-main.c | 2 +- > drivers/irqchip/irq-riscv-aplic-main.h | 8 + > drivers/irqchip/irq-riscv-aplic-msi.c | 285 +++++++++++++++++++++++++ > 5 files changed, 301 insertions(+), 1 deletion(-) > create mode 100644 drivers/irqchip/irq-riscv-aplic-msi.c > >diff --git a/drivers/irqchip/Kconfig b/drivers/irqchip/Kconfig >index 1996cc6f666a..7adc4dbe07ff 100644 >--- a/drivers/irqchip/Kconfig >+++ b/drivers/irqchip/Kconfig >@@ -551,6 +551,12 @@ config RISCV_APLIC > depends on RISCV > select IRQ_DOMAIN_HIERARCHY > >+config RISCV_APLIC_MSI >+ bool >+ depends on RISCV_APLIC >+ select GENERIC_MSI_IRQ >+ default RISCV_APLIC >+ > config RISCV_IMSIC > bool > depends on RISCV >diff --git a/drivers/irqchip/Makefile b/drivers/irqchip/Makefile >index 7f8289790ed8..47995fdb2c60 100644 >--- a/drivers/irqchip/Makefile >+++ b/drivers/irqchip/Makefile >@@ -96,6 +96,7 @@ obj-$(CONFIG_CSKY_MPINTC) += irq-csky-mpintc.o > obj-$(CONFIG_CSKY_APB_INTC) += irq-csky-apb-intc.o > obj-$(CONFIG_RISCV_INTC) += irq-riscv-intc.o > obj-$(CONFIG_RISCV_APLIC) += irq-riscv-aplic-main.o irq-riscv-aplic-direct.o >+obj-$(CONFIG_RISCV_APLIC_MSI) += irq-riscv-aplic-msi.o > obj-$(CONFIG_RISCV_IMSIC) += irq-riscv-imsic-state.o irq-riscv-imsic-early.o irq-riscv-imsic-platform.o > obj-$(CONFIG_SIFIVE_PLIC) += irq-sifive-plic.o > obj-$(CONFIG_IMX_IRQSTEER) += irq-imx-irqsteer.o >diff --git a/drivers/irqchip/irq-riscv-aplic-main.c b/drivers/irqchip/irq-riscv-aplic-main.c >index 87450708a733..d1b342b66551 100644 >--- a/drivers/irqchip/irq-riscv-aplic-main.c >+++ b/drivers/irqchip/irq-riscv-aplic-main.c >@@ -205,7 +205,7 @@ static int aplic_probe(struct platform_device *pdev) > msi_mode = of_property_present(to_of_node(dev->fwnode), > "msi-parent"); > if (msi_mode) >- rc = -ENODEV; >+ rc = aplic_msi_setup(dev, regs); > else > rc = aplic_direct_setup(dev, regs); > if (rc) { >diff --git a/drivers/irqchip/irq-riscv-aplic-main.h b/drivers/irqchip/irq-riscv-aplic-main.h >index 474a04229334..78267ec58098 100644 >--- a/drivers/irqchip/irq-riscv-aplic-main.h >+++ b/drivers/irqchip/irq-riscv-aplic-main.h >@@ -41,5 +41,13 @@ void aplic_init_hw_global(struct aplic_priv *priv, bool msi_mode); > int aplic_setup_priv(struct aplic_priv *priv, struct device *dev, > void __iomem *regs); > int aplic_direct_setup(struct device *dev, void __iomem *regs); >+#ifdef CONFIG_RISCV_APLIC_MSI >+int aplic_msi_setup(struct device *dev, void __iomem *regs); >+#else >+static inline int aplic_msi_setup(struct device *dev, void __iomem *regs) >+{ >+ return -ENODEV; >+} >+#endif > > #endif >diff --git a/drivers/irqchip/irq-riscv-aplic-msi.c b/drivers/irqchip/irq-riscv-aplic-msi.c >new file mode 100644 >index 000000000000..086d00e0429e >--- /dev/null >+++ b/drivers/irqchip/irq-riscv-aplic-msi.c >@@ -0,0 +1,285 @@ >+// SPDX-License-Identifier: GPL-2.0 >+/* >+ * Copyright (C) 2021 Western Digital Corporation or its affiliates. >+ * Copyright (C) 2022 Ventana Micro Systems Inc. >+ */ >+ >+#include >+#include >+#include >+#include >+#include >+#include >+#include >+#include >+#include >+#include >+#include >+#include >+ >+#include "irq-riscv-aplic-main.h" >+ >+static void aplic_msi_irq_unmask(struct irq_data *d) >+{ >+ aplic_irq_unmask(d); >+ irq_chip_unmask_parent(d); >+} >+ >+static void aplic_msi_irq_mask(struct irq_data *d) >+{ >+ aplic_irq_mask(d); >+ irq_chip_mask_parent(d); >+} >+ >+static void aplic_msi_irq_eoi(struct irq_data *d) >+{ >+ struct aplic_priv *priv = irq_data_get_irq_chip_data(d); >+ u32 reg_off, reg_mask; >+ >+ /* >+ * EOI handling only required only for level-triggered >+ * interrupts in APLIC MSI mode. >+ */ >+ >+ reg_off = APLIC_CLRIP_BASE + ((d->hwirq / APLIC_IRQBITS_PER_REG) * 4); >+ reg_mask = BIT(d->hwirq % APLIC_IRQBITS_PER_REG); >+ switch (irqd_get_trigger_type(d)) { >+ case IRQ_TYPE_LEVEL_LOW: >+ if (!(readl(priv->regs + reg_off) & reg_mask)) >+ writel(d->hwirq, priv->regs + APLIC_SETIPNUM_LE); >+ break; >+ case IRQ_TYPE_LEVEL_HIGH: >+ if (readl(priv->regs + reg_off) & reg_mask) >+ writel(d->hwirq, priv->regs + APLIC_SETIPNUM_LE); >+ break; >+ } >+} >+ >+static struct irq_chip aplic_msi_chip = { >+ .name = "APLIC-MSI", >+ .irq_mask = aplic_msi_irq_mask, >+ .irq_unmask = aplic_msi_irq_unmask, >+ .irq_set_type = aplic_irq_set_type, >+ .irq_eoi = aplic_msi_irq_eoi, >+#ifdef CONFIG_SMP >+ .irq_set_affinity = irq_chip_set_affinity_parent, >+#endif >+ .flags = IRQCHIP_SET_TYPE_MASKED | >+ IRQCHIP_SKIP_SET_WAKE | >+ IRQCHIP_MASK_ON_SUSPEND, >+}; >+ >+static int aplic_msi_irqdomain_translate(struct irq_domain *d, >+ struct irq_fwspec *fwspec, >+ unsigned long *hwirq, >+ unsigned int *type) >+{ >+ struct aplic_priv *priv = platform_msi_get_host_data(d); >+ >+ return aplic_irqdomain_translate(fwspec, priv->gsi_base, hwirq, type); >+} >+ >+static int aplic_msi_irqdomain_alloc(struct irq_domain *domain, >+ unsigned int virq, unsigned int nr_irqs, >+ void *arg) >+{ >+ int i, ret; >+ unsigned int type; >+ irq_hw_number_t hwirq; >+ struct irq_fwspec *fwspec = arg; >+ struct aplic_priv *priv = platform_msi_get_host_data(domain); >+ >+ ret = aplic_irqdomain_translate(fwspec, priv->gsi_base, &hwirq, &type); >+ if (ret) >+ return ret; In your patchset, the wired IRQ and IRQ of platform device will go into APLIC-MSI domain firstly. Let me assume here is a MSI IRQ not wired IRQ on a device, and it is a platform device in system. so in aplic_irqdomain_translate() function, it will parse the APLIC physical IRQ number by fwspec->param[0], but this is not a wried IRQ, it is a MSI IRQ, it should not has a APLIC physical IRQ number, the hwirq number should be allocated by MSI bitmap, what value will be parse by DTS? zero or negative? if this is a nonexistent physical IRQ number for APLIC, in aplic_msi_irq_unmask()->aplic_irq_unmask(), how it works? writel(d->hwirq, priv->regs + APLIC_SETIENUM); _______________________________________________ linux-riscv mailing list linux-riscv@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-riscv From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from lindbergh.monkeyblade.net (lindbergh.monkeyblade.net [23.128.96.19]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9571A399 for ; Sat, 4 Nov 2023 01:01:03 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=fail reason="signature verification failed" (1024-bit key) header.d=126.com header.i=@126.com header.b="nxzESeJR" Received: from m1524.mail.126.com (m1524.mail.126.com [220.181.15.24]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 0533ED50; Fri, 3 Nov 2023 18:00:58 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=126.com; s=s110527; h=Date:From:Subject:Content-Type:MIME-Version: Message-ID; bh=6zQfb+8twt4T4FD2mQ4A4tTb1mluKFRDvk1KlxsrBK4=; b=n xzESeJRAlwObEdw5a4GFmXx0aYrmCTlmGRuTZrKYsp0+SyhnmNQZnvsmlMn7v4ch bEV+lB5HeEOV3Gc2pvNW3SYJ7lpvkJ1klEtUSg0eZHzVvbB4vzknMCIPtPf1dVS5 1/ZmnKdOfNZ/B7TAUXJiJtS1pA+YqwOTX3NQYHpQt4= Received: from figure1802$126.com ( [183.193.16.145] ) by ajax-webmail-wmsvr24 (Coremail) ; Sat, 4 Nov 2023 08:58:10 +0800 (CST) X-Originating-IP: [183.193.16.145] Date: Sat, 4 Nov 2023 08:58:10 +0800 (CST) From: Ben To: "Anup Patel" Cc: "Palmer Dabbelt" , "Paul Walmsley" , "Thomas Gleixner" , "Rob Herring" , "Krzysztof Kozlowski" , "Frank Rowand" , "Conor Dooley" , devicetree@vger.kernel.org, "Saravana Kannan" , "Marc Zyngier" , "Anup Patel" , linux-kernel@vger.kernel.org, =?UTF-8?Q?Bj=C3=B6rn_T=C3=B6pel?= , "Atish Patra" , linux-riscv@lists.infradead.org, "Andrew Jones" Subject: Re:[PATCH v11 12/14] irqchip/riscv-aplic: Add support for MSI-mode X-Priority: 3 X-Mailer: Coremail Webmail Server Version XT5.0.14 build 20230109(dcb5de15) Copyright (c) 2002-2023 www.mailtech.cn 126com In-Reply-To: <20231023172800.315343-13-apatel@ventanamicro.com> References: <20231023172800.315343-1-apatel@ventanamicro.com> <20231023172800.315343-13-apatel@ventanamicro.com> X-NTES-SC: AL_QuySC/yetkwi5iCZbekfm08Xhew/XsK1vfkm3I5QN5FwjAnkxyI9b2VZAGbp4uS2DDCzvAKNSwF1w+lFZ4JIfqg0k76SzIPhAEayQPBd9VSaeQ== Content-Transfer-Encoding: base64 Content-Type: text/plain; charset=UTF-8 Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-ID: <22d5d9e9.258.18b97d65ce7.Coremail.figure1802@126.com> X-Coremail-Locale: zh_CN X-CM-TRANSID:GMqowAD3H3kjl0Vl+44YAA--.30406W X-CM-SenderInfo: pilj32bhryija6rslhhfrp/1tbiqAcdXlpECV3s7wAGsj X-Coremail-Antispam: 1U5529EdanIXcx71UUUUU7vcSsGvfC2KfnxnUU== QXQgMjAyMy0xMC0yNCAwMToyNzo1OCwgIkFudXAgUGF0ZWwiIDxhcGF0ZWxAdmVudGFuYW1pY3Jv LmNvbT4gd3JvdGU6Cj5UaGUgUklTQy1WIGFkdmFuY2VkIHBsYXRmb3JtLWxldmVsIGludGVycnVw dCBjb250cm9sbGVyIChBUExJQykgaGFzCj50d28gbW9kZXMgb2Ygb3BlcmF0aW9uOiAxKSBEaXJl Y3QgbW9kZSBhbmQgMikgTVNJIG1vZGUuCj4oRm9yIG1vcmUgZGV0YWlscywgcmVmZXIgaHR0cHM6 Ly9naXRodWIuY29tL3Jpc2N2L3Jpc2N2LWFpYSkKPgo+SW4gQVBMSUMgTVNJLW1vZGUsIHdpcmVk IGludGVycnVwdHMgYXJlIGZvcndhcmVkIGFzIG1lc3NhZ2Ugc2lnbmFsZWQKPmludGVycnVwdHMg KE1TSXMpIHRvIENQVXMgdmlhIElNU0lDLgo+Cj5XZSBleHRlbmQgdGhlIGV4aXN0aW5nIEFQTElD IGlycWNoaXAgZHJpdmVyIHRvIHN1cHBvcnQgTVNJLW1vZGUgZm9yCj5SSVNDLVYgcGxhdGZvcm1z IGhhdmluZyBib3RoIHdpcmVkIGludGVycnVwdHMgYW5kIE1TSXMuCj4KPlNpZ25lZC1vZmYtYnk6 IEFudXAgUGF0ZWwgPGFwYXRlbEB2ZW50YW5hbWljcm8uY29tPgo+LS0tCj4gZHJpdmVycy9pcnFj aGlwL0tjb25maWcgICAgICAgICAgICAgICAgfCAgIDYgKwo+IGRyaXZlcnMvaXJxY2hpcC9NYWtl ZmlsZSAgICAgICAgICAgICAgIHwgICAxICsKPiBkcml2ZXJzL2lycWNoaXAvaXJxLXJpc2N2LWFw bGljLW1haW4uYyB8ICAgMiArLQo+IGRyaXZlcnMvaXJxY2hpcC9pcnEtcmlzY3YtYXBsaWMtbWFp bi5oIHwgICA4ICsKPiBkcml2ZXJzL2lycWNoaXAvaXJxLXJpc2N2LWFwbGljLW1zaS5jICB8IDI4 NSArKysrKysrKysrKysrKysrKysrKysrKysrCj4gNSBmaWxlcyBjaGFuZ2VkLCAzMDEgaW5zZXJ0 aW9ucygrKSwgMSBkZWxldGlvbigtKQo+IGNyZWF0ZSBtb2RlIDEwMDY0NCBkcml2ZXJzL2lycWNo aXAvaXJxLXJpc2N2LWFwbGljLW1zaS5jCj4KPmRpZmYgLS1naXQgYS9kcml2ZXJzL2lycWNoaXAv S2NvbmZpZyBiL2RyaXZlcnMvaXJxY2hpcC9LY29uZmlnCj5pbmRleCAxOTk2Y2M2ZjY2NmEuLjdh ZGM0ZGJlMDdmZiAxMDA2NDQKPi0tLSBhL2RyaXZlcnMvaXJxY2hpcC9LY29uZmlnCj4rKysgYi9k cml2ZXJzL2lycWNoaXAvS2NvbmZpZwo+QEAgLTU1MSw2ICs1NTEsMTIgQEAgY29uZmlnIFJJU0NW X0FQTElDCj4gCWRlcGVuZHMgb24gUklTQ1YKPiAJc2VsZWN0IElSUV9ET01BSU5fSElFUkFSQ0hZ Cj4gCj4rY29uZmlnIFJJU0NWX0FQTElDX01TSQo+Kwlib29sCj4rCWRlcGVuZHMgb24gUklTQ1Zf QVBMSUMKPisJc2VsZWN0IEdFTkVSSUNfTVNJX0lSUQo+KwlkZWZhdWx0IFJJU0NWX0FQTElDCj4r Cj4gY29uZmlnIFJJU0NWX0lNU0lDCj4gCWJvb2wKPiAJZGVwZW5kcyBvbiBSSVNDVgo+ZGlmZiAt LWdpdCBhL2RyaXZlcnMvaXJxY2hpcC9NYWtlZmlsZSBiL2RyaXZlcnMvaXJxY2hpcC9NYWtlZmls ZQo+aW5kZXggN2Y4Mjg5NzkwZWQ4Li40Nzk5NWZkYjJjNjAgMTAwNjQ0Cj4tLS0gYS9kcml2ZXJz L2lycWNoaXAvTWFrZWZpbGUKPisrKyBiL2RyaXZlcnMvaXJxY2hpcC9NYWtlZmlsZQo+QEAgLTk2 LDYgKzk2LDcgQEAgb2JqLSQoQ09ORklHX0NTS1lfTVBJTlRDKQkJKz0gaXJxLWNza3ktbXBpbnRj Lm8KPiBvYmotJChDT05GSUdfQ1NLWV9BUEJfSU5UQykJCSs9IGlycS1jc2t5LWFwYi1pbnRjLm8K PiBvYmotJChDT05GSUdfUklTQ1ZfSU5UQykJCSs9IGlycS1yaXNjdi1pbnRjLm8KPiBvYmotJChD T05GSUdfUklTQ1ZfQVBMSUMpCQkrPSBpcnEtcmlzY3YtYXBsaWMtbWFpbi5vIGlycS1yaXNjdi1h cGxpYy1kaXJlY3Qubwo+K29iai0kKENPTkZJR19SSVNDVl9BUExJQ19NU0kpCQkrPSBpcnEtcmlz Y3YtYXBsaWMtbXNpLm8KPiBvYmotJChDT05GSUdfUklTQ1ZfSU1TSUMpCQkrPSBpcnEtcmlzY3Yt aW1zaWMtc3RhdGUubyBpcnEtcmlzY3YtaW1zaWMtZWFybHkubyBpcnEtcmlzY3YtaW1zaWMtcGxh dGZvcm0ubwo+IG9iai0kKENPTkZJR19TSUZJVkVfUExJQykJCSs9IGlycS1zaWZpdmUtcGxpYy5v Cj4gb2JqLSQoQ09ORklHX0lNWF9JUlFTVEVFUikJCSs9IGlycS1pbXgtaXJxc3RlZXIubwo+ZGlm ZiAtLWdpdCBhL2RyaXZlcnMvaXJxY2hpcC9pcnEtcmlzY3YtYXBsaWMtbWFpbi5jIGIvZHJpdmVy cy9pcnFjaGlwL2lycS1yaXNjdi1hcGxpYy1tYWluLmMKPmluZGV4IDg3NDUwNzA4YTczMy4uZDFi MzQyYjY2NTUxIDEwMDY0NAo+LS0tIGEvZHJpdmVycy9pcnFjaGlwL2lycS1yaXNjdi1hcGxpYy1t YWluLmMKPisrKyBiL2RyaXZlcnMvaXJxY2hpcC9pcnEtcmlzY3YtYXBsaWMtbWFpbi5jCj5AQCAt MjA1LDcgKzIwNSw3IEBAIHN0YXRpYyBpbnQgYXBsaWNfcHJvYmUoc3RydWN0IHBsYXRmb3JtX2Rl dmljZSAqcGRldikKPiAJCW1zaV9tb2RlID0gb2ZfcHJvcGVydHlfcHJlc2VudCh0b19vZl9ub2Rl KGRldi0+Zndub2RlKSwKPiAJCQkJCQkibXNpLXBhcmVudCIpOwo+IAlpZiAobXNpX21vZGUpCj4t CQlyYyA9IC1FTk9ERVY7Cj4rCQlyYyA9IGFwbGljX21zaV9zZXR1cChkZXYsIHJlZ3MpOwo+IAll bHNlCj4gCQlyYyA9IGFwbGljX2RpcmVjdF9zZXR1cChkZXYsIHJlZ3MpOwo+IAlpZiAocmMpIHsK PmRpZmYgLS1naXQgYS9kcml2ZXJzL2lycWNoaXAvaXJxLXJpc2N2LWFwbGljLW1haW4uaCBiL2Ry aXZlcnMvaXJxY2hpcC9pcnEtcmlzY3YtYXBsaWMtbWFpbi5oCj5pbmRleCA0NzRhMDQyMjkzMzQu Ljc4MjY3ZWM1ODA5OCAxMDA2NDQKPi0tLSBhL2RyaXZlcnMvaXJxY2hpcC9pcnEtcmlzY3YtYXBs aWMtbWFpbi5oCj4rKysgYi9kcml2ZXJzL2lycWNoaXAvaXJxLXJpc2N2LWFwbGljLW1haW4uaAo+ QEAgLTQxLDUgKzQxLDEzIEBAIHZvaWQgYXBsaWNfaW5pdF9od19nbG9iYWwoc3RydWN0IGFwbGlj X3ByaXYgKnByaXYsIGJvb2wgbXNpX21vZGUpOwo+IGludCBhcGxpY19zZXR1cF9wcml2KHN0cnVj dCBhcGxpY19wcml2ICpwcml2LCBzdHJ1Y3QgZGV2aWNlICpkZXYsCj4gCQkgICAgIHZvaWQgX19p b21lbSAqcmVncyk7Cj4gaW50IGFwbGljX2RpcmVjdF9zZXR1cChzdHJ1Y3QgZGV2aWNlICpkZXYs IHZvaWQgX19pb21lbSAqcmVncyk7Cj4rI2lmZGVmIENPTkZJR19SSVNDVl9BUExJQ19NU0kKPitp bnQgYXBsaWNfbXNpX3NldHVwKHN0cnVjdCBkZXZpY2UgKmRldiwgdm9pZCBfX2lvbWVtICpyZWdz KTsKPisjZWxzZQo+K3N0YXRpYyBpbmxpbmUgaW50IGFwbGljX21zaV9zZXR1cChzdHJ1Y3QgZGV2 aWNlICpkZXYsIHZvaWQgX19pb21lbSAqcmVncykKPit7Cj4rCXJldHVybiAtRU5PREVWOwo+K30K PisjZW5kaWYKPiAKPiAjZW5kaWYKPmRpZmYgLS1naXQgYS9kcml2ZXJzL2lycWNoaXAvaXJxLXJp c2N2LWFwbGljLW1zaS5jIGIvZHJpdmVycy9pcnFjaGlwL2lycS1yaXNjdi1hcGxpYy1tc2kuYwo+ bmV3IGZpbGUgbW9kZSAxMDA2NDQKPmluZGV4IDAwMDAwMDAwMDAwMC4uMDg2ZDAwZTA0MjllCj4t LS0gL2Rldi9udWxsCj4rKysgYi9kcml2ZXJzL2lycWNoaXAvaXJxLXJpc2N2LWFwbGljLW1zaS5j Cj5AQCAtMCwwICsxLDI4NSBAQAo+Ky8vIFNQRFgtTGljZW5zZS1JZGVudGlmaWVyOiBHUEwtMi4w Cj4rLyoKPisgKiBDb3B5cmlnaHQgKEMpIDIwMjEgV2VzdGVybiBEaWdpdGFsIENvcnBvcmF0aW9u IG9yIGl0cyBhZmZpbGlhdGVzLgo+KyAqIENvcHlyaWdodCAoQykgMjAyMiBWZW50YW5hIE1pY3Jv IFN5c3RlbXMgSW5jLgo+KyAqLwo+Kwo+KyNpbmNsdWRlIDxsaW51eC9iaXRvcHMuaD4KPisjaW5j bHVkZSA8bGludXgvY3B1Lmg+Cj4rI2luY2x1ZGUgPGxpbnV4L2ludGVycnVwdC5oPgo+KyNpbmNs dWRlIDxsaW51eC9pcnFjaGlwLmg+Cj4rI2luY2x1ZGUgPGxpbnV4L2lycWNoaXAvcmlzY3YtYXBs aWMuaD4KPisjaW5jbHVkZSA8bGludXgvaXJxY2hpcC9yaXNjdi1pbXNpYy5oPgo+KyNpbmNsdWRl IDxsaW51eC9tb2R1bGUuaD4KPisjaW5jbHVkZSA8bGludXgvbXNpLmg+Cj4rI2luY2x1ZGUgPGxp bnV4L29mX2lycS5oPgo+KyNpbmNsdWRlIDxsaW51eC9wbGF0Zm9ybV9kZXZpY2UuaD4KPisjaW5j bHVkZSA8bGludXgvcHJpbnRrLmg+Cj4rI2luY2x1ZGUgPGxpbnV4L3NtcC5oPgo+Kwo+KyNpbmNs dWRlICJpcnEtcmlzY3YtYXBsaWMtbWFpbi5oIgo+Kwo+K3N0YXRpYyB2b2lkIGFwbGljX21zaV9p cnFfdW5tYXNrKHN0cnVjdCBpcnFfZGF0YSAqZCkKPit7Cj4rCWFwbGljX2lycV91bm1hc2soZCk7 Cj4rCWlycV9jaGlwX3VubWFza19wYXJlbnQoZCk7Cj4rfQo+Kwo+K3N0YXRpYyB2b2lkIGFwbGlj X21zaV9pcnFfbWFzayhzdHJ1Y3QgaXJxX2RhdGEgKmQpCj4rewo+KwlhcGxpY19pcnFfbWFzayhk KTsKPisJaXJxX2NoaXBfbWFza19wYXJlbnQoZCk7Cj4rfQo+Kwo+K3N0YXRpYyB2b2lkIGFwbGlj X21zaV9pcnFfZW9pKHN0cnVjdCBpcnFfZGF0YSAqZCkKPit7Cj4rCXN0cnVjdCBhcGxpY19wcml2 ICpwcml2ID0gaXJxX2RhdGFfZ2V0X2lycV9jaGlwX2RhdGEoZCk7Cj4rCXUzMiByZWdfb2ZmLCBy ZWdfbWFzazsKPisKPisJLyoKPisJICogRU9JIGhhbmRsaW5nIG9ubHkgcmVxdWlyZWQgb25seSBm b3IgbGV2ZWwtdHJpZ2dlcmVkCj4rCSAqIGludGVycnVwdHMgaW4gQVBMSUMgTVNJIG1vZGUuCj4r CSAqLwo+Kwo+KwlyZWdfb2ZmID0gQVBMSUNfQ0xSSVBfQkFTRSArICgoZC0+aHdpcnEgLyBBUExJ Q19JUlFCSVRTX1BFUl9SRUcpICogNCk7Cj4rCXJlZ19tYXNrID0gQklUKGQtPmh3aXJxICUgQVBM SUNfSVJRQklUU19QRVJfUkVHKTsKPisJc3dpdGNoIChpcnFkX2dldF90cmlnZ2VyX3R5cGUoZCkp IHsKPisJY2FzZSBJUlFfVFlQRV9MRVZFTF9MT1c6Cj4rCQlpZiAoIShyZWFkbChwcml2LT5yZWdz ICsgcmVnX29mZikgJiByZWdfbWFzaykpCj4rCQkJd3JpdGVsKGQtPmh3aXJxLCBwcml2LT5yZWdz ICsgQVBMSUNfU0VUSVBOVU1fTEUpOwo+KwkJYnJlYWs7Cj4rCWNhc2UgSVJRX1RZUEVfTEVWRUxf SElHSDoKPisJCWlmIChyZWFkbChwcml2LT5yZWdzICsgcmVnX29mZikgJiByZWdfbWFzaykKPisJ CQl3cml0ZWwoZC0+aHdpcnEsIHByaXYtPnJlZ3MgKyBBUExJQ19TRVRJUE5VTV9MRSk7Cj4rCQli cmVhazsKPisJfQo+K30KPisKPitzdGF0aWMgc3RydWN0IGlycV9jaGlwIGFwbGljX21zaV9jaGlw ID0gewo+KwkubmFtZQkJPSAiQVBMSUMtTVNJIiwKPisJLmlycV9tYXNrCT0gYXBsaWNfbXNpX2ly cV9tYXNrLAo+KwkuaXJxX3VubWFzawk9IGFwbGljX21zaV9pcnFfdW5tYXNrLAo+KwkuaXJxX3Nl dF90eXBlCT0gYXBsaWNfaXJxX3NldF90eXBlLAo+KwkuaXJxX2VvaQk9IGFwbGljX21zaV9pcnFf ZW9pLAo+KyNpZmRlZiBDT05GSUdfU01QCj4rCS5pcnFfc2V0X2FmZmluaXR5ID0gaXJxX2NoaXBf c2V0X2FmZmluaXR5X3BhcmVudCwKPisjZW5kaWYKPisJLmZsYWdzCQk9IElSUUNISVBfU0VUX1RZ UEVfTUFTS0VEIHwKPisJCQkgIElSUUNISVBfU0tJUF9TRVRfV0FLRSB8Cj4rCQkJICBJUlFDSElQ X01BU0tfT05fU1VTUEVORCwKPit9Owo+Kwo+K3N0YXRpYyBpbnQgYXBsaWNfbXNpX2lycWRvbWFp bl90cmFuc2xhdGUoc3RydWN0IGlycV9kb21haW4gKmQsCj4rCQkJCQkgc3RydWN0IGlycV9md3Nw ZWMgKmZ3c3BlYywKPisJCQkJCSB1bnNpZ25lZCBsb25nICpod2lycSwKPisJCQkJCSB1bnNpZ25l ZCBpbnQgKnR5cGUpCj4rewo+KwlzdHJ1Y3QgYXBsaWNfcHJpdiAqcHJpdiA9IHBsYXRmb3JtX21z aV9nZXRfaG9zdF9kYXRhKGQpOwo+Kwo+KwlyZXR1cm4gYXBsaWNfaXJxZG9tYWluX3RyYW5zbGF0 ZShmd3NwZWMsIHByaXYtPmdzaV9iYXNlLCBod2lycSwgdHlwZSk7Cj4rfQo+Kwo+K3N0YXRpYyBp bnQgYXBsaWNfbXNpX2lycWRvbWFpbl9hbGxvYyhzdHJ1Y3QgaXJxX2RvbWFpbiAqZG9tYWluLAo+ KwkJCQkgICAgIHVuc2lnbmVkIGludCB2aXJxLCB1bnNpZ25lZCBpbnQgbnJfaXJxcywKPisJCQkJ ICAgICB2b2lkICphcmcpCj4rewo+KwlpbnQgaSwgcmV0Owo+Kwl1bnNpZ25lZCBpbnQgdHlwZTsK PisJaXJxX2h3X251bWJlcl90IGh3aXJxOwo+KwlzdHJ1Y3QgaXJxX2Z3c3BlYyAqZndzcGVjID0g YXJnOwo+KwlzdHJ1Y3QgYXBsaWNfcHJpdiAqcHJpdiA9IHBsYXRmb3JtX21zaV9nZXRfaG9zdF9k YXRhKGRvbWFpbik7Cj4rCj4rCXJldCA9IGFwbGljX2lycWRvbWFpbl90cmFuc2xhdGUoZndzcGVj LCBwcml2LT5nc2lfYmFzZSwgJmh3aXJxLCAmdHlwZSk7Cj4rCWlmIChyZXQpCj4rCQlyZXR1cm4g cmV0OwoKSW4geW91ciBwYXRjaHNldCwgdGhlIHdpcmVkIElSUSBhbmQgSVJRIG9mIHBsYXRmb3Jt IGRldmljZSB3aWxsIGdvIGludG8gQVBMSUMtTVNJIGRvbWFpbiBmaXJzdGx5LgpMZXQgbWUgYXNz dW1lIGhlcmUgaXMgYSBNU0kgSVJRIG5vdCB3aXJlZCBJUlEgb24gYSBkZXZpY2UsIGFuZCBpdCBp cyBhIHBsYXRmb3JtIGRldmljZSBpbiBzeXN0ZW0uCnNvIGluIGFwbGljX2lycWRvbWFpbl90cmFu c2xhdGUoKSBmdW5jdGlvbiwgaXQgd2lsbCBwYXJzZSB0aGUgQVBMSUMgcGh5c2ljYWwgSVJRIG51 bWJlciBieSBmd3NwZWMtPnBhcmFtWzBdLApidXQgdGhpcyBpcyBub3QgYSB3cmllZCBJUlEsIGl0 IGlzIGEgTVNJIElSUSwgaXQgc2hvdWxkIG5vdCBoYXMgYSBBUExJQyBwaHlzaWNhbCBJUlEgbnVt YmVyLCB0aGUgaHdpcnEgbnVtYmVyIHNob3VsZCBiZSBhbGxvY2F0ZWQgYnkgTVNJIGJpdG1hcCwK d2hhdCB2YWx1ZSB3aWxsIGJlIHBhcnNlIGJ5IERUUz8gemVybyBvciBuZWdhdGl2ZT8gCgppZiB0 aGlzIGlzIGEgbm9uZXhpc3RlbnQgcGh5c2ljYWwgSVJRIG51bWJlciBmb3IgQVBMSUMsIGluIGFw bGljX21zaV9pcnFfdW5tYXNrKCktPmFwbGljX2lycV91bm1hc2soKSwgaG93IGl0IHdvcmtzPwoK d3JpdGVsKGQtPmh3aXJxLCBwcml2LT5yZWdzICsgQVBMSUNfU0VUSUVOVU0pOwoKCg==