From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail.manjaro.org (mail.manjaro.org [116.203.91.91]) (using TLSv1.2 with cipher DHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 9501E1DA4C for ; Tue, 28 May 2024 16:47:04 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=116.203.91.91 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716914828; cv=none; b=DMnlRpJdlVU65Doe1bWM5qyPMO0TzkLBQZ/NcQFSgCNO6nVTrunEgkCletWerGbSE95sIjlVtBdCOPmLkI0PYbDFD0hfZrIWoxHGkJ+oi6sAaRxxUpeIpU3SJVO2JQbkMjBhh8NwbP6Ki+PbB+lyCa6QkNjGqKkUnypnvCtsWqM= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1716914828; c=relaxed/simple; bh=9f98Kmm3d3bSNYMIWqiavWx9R40hd/YbT2c4KoMgECA=; h=MIME-Version:Date:From:To:Cc:Subject:In-Reply-To:References: Message-ID:Content-Type; b=jp4guFhoPBhbBOj4uwqFinq763PBRFIahLDFeioeKKlkns9buat9Hq7UupwSZqNKjxiH7wEOcsFsjJZ7x55tg9tMmjZziRN4MYGLGHy1RrqqGHsSY+mjDVr+fFA8MzQgJqFScL4Zg+VTJKjWQvoknj0iXfArffo1xyTSqV/nqKo= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=manjaro.org; spf=pass smtp.mailfrom=manjaro.org; dkim=pass (2048-bit key) header.d=manjaro.org header.i=@manjaro.org header.b=ydiItdTX; arc=none smtp.client-ip=116.203.91.91 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=manjaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=manjaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=manjaro.org header.i=@manjaro.org header.b="ydiItdTX" Precedence: bulk X-Mailing-List: linux-sunxi@lists.linux.dev List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=manjaro.org; s=2021; t=1716914822; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=mewpeG/oQrRUoqEYjnpfCeHsOPPX6uge+W3bTrG1cqw=; b=ydiItdTXF2o462cyuK3OiiVo/UBHUxzUxBGNTKrdPDVhjHWbBuIAO0BTEemm+b0anubWhU iAeUVUoN45JUmzx4SHGpkUvjeMLsp5m+ElPQj4fA2V3kk0QVvlyWt8ohFfyQgcab5Dx+WM 645w/4WgNkVNcbAICbJ1sJB4dgfgWFdpa6fuI3LWc34pmPbNAm13xV2iwxBWGAx0VGwQ3f hA85QiAE11EKPLsSvdBqIetuZmmqiWxtySyTXOIs761ytCBiYzs3XgO8NoWLDxepv7elZF 7cgMGqs6KnHi+Dj9Et4cqDqfbi3iuUmi+Tb+hws+DYglUoS9WlrpEpwasYiGkw== Date: Tue, 28 May 2024 18:47:02 +0200 From: Dragan Simic To: wens@csie.org Cc: linux-sunxi@lists.linux.dev, jernej.skrabec@gmail.com, samuel@sholland.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, linux-kernel@vger.kernel.org, Andre Przywara Subject: Re: [PATCH] arm64: dts: allwinner: Add cache information to the SoC dtsi for H616 In-Reply-To: References: <9d52e6d338a059618d894abb0764015043330c2b.1714727227.git.dsimic@manjaro.org> Message-ID: <252b1cc5a04fb5d3703388df1470b9b3@manjaro.org> X-Sender: dsimic@manjaro.org Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 8bit Authentication-Results: ORIGINATING; auth=pass smtp.auth=dsimic@manjaro.org smtp.mailfrom=dsimic@manjaro.org On 2024-05-28 18:08, Chen-Yu Tsai wrote: > On Fri, May 3, 2024 at 5:09 PM Dragan Simic wrote: >> >> Add missing cache information to the Allwinner H616 SoC dtsi, to allow >> the userspace, which includes lscpu(1) that uses the virtual files >> provided >> by the kernel under the /sys/devices/system/cpu directory, to display >> the >> proper H616 cache information. >> >> Adding the cache information to the H616 SoC dtsi also makes the >> following >> warning message in the kernel log go away: >> >> cacheinfo: Unable to detect cache hierarchy for CPU 0 >> >> Rather conspicuously, almost no cache-related information is available >> in >> the publicly available Allwinner H616 datasheet (version 1.0) and H616 >> user >> manual (version 1.0). Thus, the cache parameters for the H616 SoC >> dtsi were >> obtained and derived by hand from the cache size and layout >> specifications >> found in the following technical reference manual, and from the cache >> size >> and die revision hints available from the following community-provided >> data >> and memory subsystem benchmarks: >> >> - ARM Cortex-A53 revision r0p4 TRM, version J >> - Summary of the two available H616 die revisions and their >> differences >> in cache sizes observed from the CSSIDR_EL1 register readouts, >> provided >> by Andre Przywara [1][2] >> - Tinymembench benchmark results of the H616-based OrangePi Zero 2 >> SBC, >> provided by Thomas Kaiser [3] >> >> For future reference, here's a brief summary of the available >> documentation >> and the community-provided data and memory subsystem benchmarks: >> >> - All caches employ the 64-byte cache line length >> - Each Cortex-A53 core has 32 KB of L1 2-way, set-associative >> instruction >> cache and 32 KB of L1 4-way, set-associative data cache >> - The size of the L2 cache depends on the actual H616 die revision >> (there >> are two die revisions), so the entire SoC can have either 256 KB >> or 1 MB >> of unified L2 16-way, set-associative cache [1] >> >> Also for future reference, here's the relevant excerpt from the >> community- >> provided H616 memory subsystem benchmark, [3] which confirms that 32 >> KB and >> 256 KB are the L1 data and L2 cache sizes, respectively: >> >> block size : single random read / dual random read >> 1024 : 0.0 ns / 0.0 ns >> 2048 : 0.0 ns / 0.0 ns >> 4096 : 0.0 ns / 0.0 ns >> 8192 : 0.0 ns / 0.0 ns >> 16384 : 0.0 ns / 0.0 ns >> 32768 : 0.0 ns / 0.0 ns >> 65536 : 4.3 ns / 7.3 ns >> 131072 : 6.6 ns / 10.5 ns >> 262144 : 9.8 ns / 15.2 ns >> 524288 : 91.8 ns / 142.9 ns >> 1048576 : 138.6 ns / 188.3 ns >> 2097152 : 163.0 ns / 204.8 ns >> 4194304 : 178.8 ns / 213.5 ns >> 8388608 : 187.1 ns / 217.9 ns >> 16777216 : 192.2 ns / 220.9 ns >> 33554432 : 196.5 ns / 224.0 ns >> 67108864 : 215.7 ns / 259.5 ns >> >> The changes introduced to the H616 SoC dtsi by this patch specify 256 >> KB as >> the L2 cache size. As outlined by Andre Przywara, [2] a follow-up >> TF-A patch >> will perform runtime adjustment of the device tree data, making the >> correct >> L2 cache size of 1 MB present in the device tree for the boards based >> on the >> revision of H616 that actually provides 1 MB of L2 cache. >> >> [1] >> https://lore.kernel.org/linux-sunxi/20240430114627.0cfcd14a@donnerap.manchester.arm.com/ >> [2] >> https://lore.kernel.org/linux-sunxi/20240501103059.10a8f7de@donnerap.manchester.arm.com/ >> [3] >> https://raw.githubusercontent.com/ThomasKaiser/sbc-bench/master/results/4knM.txt >> >> Suggested-by: Andre Przywara >> Helped-by: Andre Przywara >> Signed-off-by: Dragan Simic >> --- >> .../arm64/boot/dts/allwinner/sun50i-h616.dtsi | 37 >> +++++++++++++++++++ >> 1 file changed, 37 insertions(+) >> >> diff --git a/arch/arm64/boot/dts/allwinner/sun50i-h616.dtsi >> b/arch/arm64/boot/dts/allwinner/sun50i-h616.dtsi >> index b2e85e52d1a1..4faed88d8909 100644 >> --- a/arch/arm64/boot/dts/allwinner/sun50i-h616.dtsi >> +++ b/arch/arm64/boot/dts/allwinner/sun50i-h616.dtsi >> @@ -26,30 +26,67 @@ cpu0: cpu@0 { >> reg = <0>; >> enable-method = "psci"; >> clocks = <&ccu CLK_CPUX>; >> + i-cache-size = <0x8000>; >> + i-cache-line-size = <64>; >> + i-cache-sets = <256>; >> + d-cache-size = <0x8000>; >> + d-cache-line-size = <64>; >> + d-cache-sets = <128>; >> + next-level-cache = <&l2_cache>; > > This no longer applies due to the CPU DVFS stuff getting merged. > Can you rebase and resend? Sure, just sent the rebased version as the v2. [1] [1] https://lore.kernel.org/linux-sunxi/e4b9cc3e3d366a571e552c31dafa5de847bc1c12.1716914537.git.dsimic@manjaro.org/ From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id D7905C25B78 for ; Tue, 28 May 2024 16:47:19 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:Content-Type: Content-Transfer-Encoding:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:Message-ID:References:In-Reply-To:Subject:Cc:To:From :Date:MIME-Version:Reply-To:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Owner; bh=y7tr50eV1lbZoRj62XWJLO12VqaW/3G5h1qk7mB/ZEE=; b=4yHK3bmXlwj+cQV1upme0jgguV EBb6DNmfwJe1BlUz73zwBm0Pcu51u81qqxpFdcoSWwgrMm4Eo3+5P8ko6tZEBuZvuA7m5MTbRvqFW XTHqYWbXAmqj8yBKAaABiTwD2Tyez0KhEBIwyjyxgu1ELtOLUtaVfpQcgXdZznzYXieyb9jNUjYMS tUztnpLZIRyk+hoz7dSvOkcPI8u+ZQktyiQooJmTVaSb2MwCc58SqozL/cAlkzTfYE7iuamOhDlhU dlHn7DCT4FEuNi+bIHWbKxw6KBJmvvpPkHnfC00nOBDS9jwcIoTFsXMXgYOgvGZ6L0g+LnUftHT09 mm4Z6psw==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1sBzyf-00000001SsE-0SeH; Tue, 28 May 2024 16:47:09 +0000 Received: from mail.manjaro.org ([2a01:4f8:c0c:51f3::1]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1sBzyc-00000001SrF-1MOx for linux-arm-kernel@lists.infradead.org; Tue, 28 May 2024 16:47:07 +0000 MIME-Version: 1.0 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=manjaro.org; s=2021; t=1716914822; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=mewpeG/oQrRUoqEYjnpfCeHsOPPX6uge+W3bTrG1cqw=; b=ydiItdTXF2o462cyuK3OiiVo/UBHUxzUxBGNTKrdPDVhjHWbBuIAO0BTEemm+b0anubWhU iAeUVUoN45JUmzx4SHGpkUvjeMLsp5m+ElPQj4fA2V3kk0QVvlyWt8ohFfyQgcab5Dx+WM 645w/4WgNkVNcbAICbJ1sJB4dgfgWFdpa6fuI3LWc34pmPbNAm13xV2iwxBWGAx0VGwQ3f hA85QiAE11EKPLsSvdBqIetuZmmqiWxtySyTXOIs761ytCBiYzs3XgO8NoWLDxepv7elZF 7cgMGqs6KnHi+Dj9Et4cqDqfbi3iuUmi+Tb+hws+DYglUoS9WlrpEpwasYiGkw== Date: Tue, 28 May 2024 18:47:02 +0200 From: Dragan Simic To: wens@csie.org Cc: linux-sunxi@lists.linux.dev, jernej.skrabec@gmail.com, samuel@sholland.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, robh@kernel.org, krzk+dt@kernel.org, conor+dt@kernel.org, linux-kernel@vger.kernel.org, Andre Przywara Subject: Re: [PATCH] arm64: dts: allwinner: Add cache information to the SoC dtsi for H616 In-Reply-To: References: <9d52e6d338a059618d894abb0764015043330c2b.1714727227.git.dsimic@manjaro.org> Message-ID: <252b1cc5a04fb5d3703388df1470b9b3@manjaro.org> X-Sender: dsimic@manjaro.org Authentication-Results: ORIGINATING; auth=pass smtp.auth=dsimic@manjaro.org smtp.mailfrom=dsimic@manjaro.org X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240528_094706_692467_510AC958 X-CRM114-Status: GOOD ( 19.90 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Transfer-Encoding: base64 Content-Type: text/plain; charset="utf-8"; Format="flowed" Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org T24gMjAyNC0wNS0yOCAxODowOCwgQ2hlbi1ZdSBUc2FpIHdyb3RlOgo+IE9uIEZyaSwgTWF5IDMs IDIwMjQgYXQgNTowOeKAr1BNIERyYWdhbiBTaW1pYyA8ZHNpbWljQG1hbmphcm8ub3JnPiB3cm90 ZToKPj4gCj4+IEFkZCBtaXNzaW5nIGNhY2hlIGluZm9ybWF0aW9uIHRvIHRoZSBBbGx3aW5uZXIg SDYxNiBTb0MgZHRzaSwgdG8gYWxsb3cKPj4gdGhlIHVzZXJzcGFjZSwgd2hpY2ggaW5jbHVkZXMg bHNjcHUoMSkgdGhhdCB1c2VzIHRoZSB2aXJ0dWFsIGZpbGVzIAo+PiBwcm92aWRlZAo+PiBieSB0 aGUga2VybmVsIHVuZGVyIHRoZSAvc3lzL2RldmljZXMvc3lzdGVtL2NwdSBkaXJlY3RvcnksIHRv IGRpc3BsYXkgCj4+IHRoZQo+PiBwcm9wZXIgSDYxNiBjYWNoZSBpbmZvcm1hdGlvbi4KPj4gCj4+ IEFkZGluZyB0aGUgY2FjaGUgaW5mb3JtYXRpb24gdG8gdGhlIEg2MTYgU29DIGR0c2kgYWxzbyBt YWtlcyB0aGUgCj4+IGZvbGxvd2luZwo+PiB3YXJuaW5nIG1lc3NhZ2UgaW4gdGhlIGtlcm5lbCBs b2cgZ28gYXdheToKPj4gCj4+ICAgY2FjaGVpbmZvOiBVbmFibGUgdG8gZGV0ZWN0IGNhY2hlIGhp ZXJhcmNoeSBmb3IgQ1BVIDAKPj4gCj4+IFJhdGhlciBjb25zcGljdW91c2x5LCBhbG1vc3Qgbm8g Y2FjaGUtcmVsYXRlZCBpbmZvcm1hdGlvbiBpcyBhdmFpbGFibGUgCj4+IGluCj4+IHRoZSBwdWJs aWNseSBhdmFpbGFibGUgQWxsd2lubmVyIEg2MTYgZGF0YXNoZWV0ICh2ZXJzaW9uIDEuMCkgYW5k IEg2MTYgCj4+IHVzZXIKPj4gbWFudWFsICh2ZXJzaW9uIDEuMCkuICBUaHVzLCB0aGUgY2FjaGUg cGFyYW1ldGVycyBmb3IgdGhlIEg2MTYgU29DIAo+PiBkdHNpIHdlcmUKPj4gb2J0YWluZWQgYW5k IGRlcml2ZWQgYnkgaGFuZCBmcm9tIHRoZSBjYWNoZSBzaXplIGFuZCBsYXlvdXQgCj4+IHNwZWNp ZmljYXRpb25zCj4+IGZvdW5kIGluIHRoZSBmb2xsb3dpbmcgdGVjaG5pY2FsIHJlZmVyZW5jZSBt YW51YWwsIGFuZCBmcm9tIHRoZSBjYWNoZSAKPj4gc2l6ZQo+PiBhbmQgZGllIHJldmlzaW9uIGhp bnRzIGF2YWlsYWJsZSBmcm9tIHRoZSBmb2xsb3dpbmcgY29tbXVuaXR5LXByb3ZpZGVkIAo+PiBk YXRhCj4+IGFuZCBtZW1vcnkgc3Vic3lzdGVtIGJlbmNobWFya3M6Cj4+IAo+PiAgIC0gQVJNIENv cnRleC1BNTMgcmV2aXNpb24gcjBwNCBUUk0sIHZlcnNpb24gSgo+PiAgIC0gU3VtbWFyeSBvZiB0 aGUgdHdvIGF2YWlsYWJsZSBINjE2IGRpZSByZXZpc2lvbnMgYW5kIHRoZWlyIAo+PiBkaWZmZXJl bmNlcwo+PiAgICAgaW4gY2FjaGUgc2l6ZXMgb2JzZXJ2ZWQgZnJvbSB0aGUgQ1NTSURSX0VMMSBy ZWdpc3RlciByZWFkb3V0cywgCj4+IHByb3ZpZGVkCj4+ICAgICBieSBBbmRyZSBQcnp5d2FyYSBb MV1bMl0KPj4gICAtIFRpbnltZW1iZW5jaCBiZW5jaG1hcmsgcmVzdWx0cyBvZiB0aGUgSDYxNi1i YXNlZCBPcmFuZ2VQaSBaZXJvIDIgCj4+IFNCQywKPj4gICAgIHByb3ZpZGVkIGJ5IFRob21hcyBL YWlzZXIgWzNdCj4+IAo+PiBGb3IgZnV0dXJlIHJlZmVyZW5jZSwgaGVyZSdzIGEgYnJpZWYgc3Vt bWFyeSBvZiB0aGUgYXZhaWxhYmxlIAo+PiBkb2N1bWVudGF0aW9uCj4+IGFuZCB0aGUgY29tbXVu aXR5LXByb3ZpZGVkIGRhdGEgYW5kIG1lbW9yeSBzdWJzeXN0ZW0gYmVuY2htYXJrczoKPj4gCj4+ ICAgLSBBbGwgY2FjaGVzIGVtcGxveSB0aGUgNjQtYnl0ZSBjYWNoZSBsaW5lIGxlbmd0aAo+PiAg IC0gRWFjaCBDb3J0ZXgtQTUzIGNvcmUgaGFzIDMyIEtCIG9mIEwxIDItd2F5LCBzZXQtYXNzb2Np YXRpdmUgCj4+IGluc3RydWN0aW9uCj4+ICAgICBjYWNoZSBhbmQgMzIgS0Igb2YgTDEgNC13YXks IHNldC1hc3NvY2lhdGl2ZSBkYXRhIGNhY2hlCj4+ICAgLSBUaGUgc2l6ZSBvZiB0aGUgTDIgY2Fj aGUgZGVwZW5kcyBvbiB0aGUgYWN0dWFsIEg2MTYgZGllIHJldmlzaW9uIAo+PiAodGhlcmUKPj4g ICAgIGFyZSB0d28gZGllIHJldmlzaW9ucyksIHNvIHRoZSBlbnRpcmUgU29DIGNhbiBoYXZlIGVp dGhlciAyNTYgS0IgCj4+IG9yIDEgTUIKPj4gICAgIG9mIHVuaWZpZWQgTDIgMTYtd2F5LCBzZXQt YXNzb2NpYXRpdmUgY2FjaGUgWzFdCj4+IAo+PiBBbHNvIGZvciBmdXR1cmUgcmVmZXJlbmNlLCBo ZXJlJ3MgdGhlIHJlbGV2YW50IGV4Y2VycHQgZnJvbSB0aGUgCj4+IGNvbW11bml0eS0KPj4gcHJv dmlkZWQgSDYxNiBtZW1vcnkgc3Vic3lzdGVtIGJlbmNobWFyaywgWzNdIHdoaWNoIGNvbmZpcm1z IHRoYXQgMzIgCj4+IEtCIGFuZAo+PiAyNTYgS0IgYXJlIHRoZSBMMSBkYXRhIGFuZCBMMiBjYWNo ZSBzaXplcywgcmVzcGVjdGl2ZWx5Ogo+PiAKPj4gICAgIGJsb2NrIHNpemUgOiBzaW5nbGUgcmFu ZG9tIHJlYWQgLyBkdWFsIHJhbmRvbSByZWFkCj4+ICAgICAgICAgICAxMDI0IDogICAgMC4wIG5z ICAgICAgICAgIC8gICAgIDAuMCBucwo+PiAgICAgICAgICAgMjA0OCA6ICAgIDAuMCBucyAgICAg ICAgICAvICAgICAwLjAgbnMKPj4gICAgICAgICAgIDQwOTYgOiAgICAwLjAgbnMgICAgICAgICAg LyAgICAgMC4wIG5zCj4+ICAgICAgICAgICA4MTkyIDogICAgMC4wIG5zICAgICAgICAgIC8gICAg IDAuMCBucwo+PiAgICAgICAgICAxNjM4NCA6ICAgIDAuMCBucyAgICAgICAgICAvICAgICAwLjAg bnMKPj4gICAgICAgICAgMzI3NjggOiAgICAwLjAgbnMgICAgICAgICAgLyAgICAgMC4wIG5zCj4+ ICAgICAgICAgIDY1NTM2IDogICAgNC4zIG5zICAgICAgICAgIC8gICAgIDcuMyBucwo+PiAgICAg ICAgIDEzMTA3MiA6ICAgIDYuNiBucyAgICAgICAgICAvICAgIDEwLjUgbnMKPj4gICAgICAgICAy NjIxNDQgOiAgICA5LjggbnMgICAgICAgICAgLyAgICAxNS4yIG5zCj4+ICAgICAgICAgNTI0Mjg4 IDogICA5MS44IG5zICAgICAgICAgIC8gICAxNDIuOSBucwo+PiAgICAgICAgMTA0ODU3NiA6ICAx MzguNiBucyAgICAgICAgICAvICAgMTg4LjMgbnMKPj4gICAgICAgIDIwOTcxNTIgOiAgMTYzLjAg bnMgICAgICAgICAgLyAgIDIwNC44IG5zCj4+ICAgICAgICA0MTk0MzA0IDogIDE3OC44IG5zICAg ICAgICAgIC8gICAyMTMuNSBucwo+PiAgICAgICAgODM4ODYwOCA6ICAxODcuMSBucyAgICAgICAg ICAvICAgMjE3LjkgbnMKPj4gICAgICAgMTY3NzcyMTYgOiAgMTkyLjIgbnMgICAgICAgICAgLyAg IDIyMC45IG5zCj4+ICAgICAgIDMzNTU0NDMyIDogIDE5Ni41IG5zICAgICAgICAgIC8gICAyMjQu MCBucwo+PiAgICAgICA2NzEwODg2NCA6ICAyMTUuNyBucyAgICAgICAgICAvICAgMjU5LjUgbnMK Pj4gCj4+IFRoZSBjaGFuZ2VzIGludHJvZHVjZWQgdG8gdGhlIEg2MTYgU29DIGR0c2kgYnkgdGhp cyBwYXRjaCBzcGVjaWZ5IDI1NiAKPj4gS0IgYXMKPj4gdGhlIEwyIGNhY2hlIHNpemUuICBBcyBv dXRsaW5lZCBieSBBbmRyZSBQcnp5d2FyYSwgWzJdIGEgZm9sbG93LXVwIAo+PiBURi1BIHBhdGNo Cj4+IHdpbGwgcGVyZm9ybSBydW50aW1lIGFkanVzdG1lbnQgb2YgdGhlIGRldmljZSB0cmVlIGRh dGEsIG1ha2luZyB0aGUgCj4+IGNvcnJlY3QKPj4gTDIgY2FjaGUgc2l6ZSBvZiAxIE1CIHByZXNl bnQgaW4gdGhlIGRldmljZSB0cmVlIGZvciB0aGUgYm9hcmRzIGJhc2VkIAo+PiBvbiB0aGUKPj4g cmV2aXNpb24gb2YgSDYxNiB0aGF0IGFjdHVhbGx5IHByb3ZpZGVzIDEgTUIgb2YgTDIgY2FjaGUu Cj4+IAo+PiBbMV0gCj4+IGh0dHBzOi8vbG9yZS5rZXJuZWwub3JnL2xpbnV4LXN1bnhpLzIwMjQw NDMwMTE0NjI3LjBjZmNkMTRhQGRvbm5lcmFwLm1hbmNoZXN0ZXIuYXJtLmNvbS8KPj4gWzJdIAo+ PiBodHRwczovL2xvcmUua2VybmVsLm9yZy9saW51eC1zdW54aS8yMDI0MDUwMTEwMzA1OS4xMGE4 ZjdkZUBkb25uZXJhcC5tYW5jaGVzdGVyLmFybS5jb20vCj4+IFszXSAKPj4gaHR0cHM6Ly9yYXcu Z2l0aHVidXNlcmNvbnRlbnQuY29tL1Rob21hc0thaXNlci9zYmMtYmVuY2gvbWFzdGVyL3Jlc3Vs dHMvNGtuTS50eHQKPj4gCj4+IFN1Z2dlc3RlZC1ieTogQW5kcmUgUHJ6eXdhcmEgPGFuZHJlLnBy enl3YXJhQGFybS5jb20+Cj4+IEhlbHBlZC1ieTogQW5kcmUgUHJ6eXdhcmEgPGFuZHJlLnByenl3 YXJhQGFybS5jb20+Cj4+IFNpZ25lZC1vZmYtYnk6IERyYWdhbiBTaW1pYyA8ZHNpbWljQG1hbmph cm8ub3JnPgo+PiAtLS0KPj4gIC4uLi9hcm02NC9ib290L2R0cy9hbGx3aW5uZXIvc3VuNTBpLWg2 MTYuZHRzaSB8IDM3IAo+PiArKysrKysrKysrKysrKysrKysrCj4+ICAxIGZpbGUgY2hhbmdlZCwg MzcgaW5zZXJ0aW9ucygrKQo+PiAKPj4gZGlmZiAtLWdpdCBhL2FyY2gvYXJtNjQvYm9vdC9kdHMv YWxsd2lubmVyL3N1bjUwaS1oNjE2LmR0c2kgCj4+IGIvYXJjaC9hcm02NC9ib290L2R0cy9hbGx3 aW5uZXIvc3VuNTBpLWg2MTYuZHRzaQo+PiBpbmRleCBiMmU4NWU1MmQxYTEuLjRmYWVkODhkODkw OSAxMDA2NDQKPj4gLS0tIGEvYXJjaC9hcm02NC9ib290L2R0cy9hbGx3aW5uZXIvc3VuNTBpLWg2 MTYuZHRzaQo+PiArKysgYi9hcmNoL2FybTY0L2Jvb3QvZHRzL2FsbHdpbm5lci9zdW41MGktaDYx Ni5kdHNpCj4+IEBAIC0yNiwzMCArMjYsNjcgQEAgY3B1MDogY3B1QDAgewo+PiAgICAgICAgICAg ICAgICAgICAgICAgICByZWcgPSA8MD47Cj4+ICAgICAgICAgICAgICAgICAgICAgICAgIGVuYWJs ZS1tZXRob2QgPSAicHNjaSI7Cj4+ICAgICAgICAgICAgICAgICAgICAgICAgIGNsb2NrcyA9IDwm Y2N1IENMS19DUFVYPjsKPj4gKyAgICAgICAgICAgICAgICAgICAgICAgaS1jYWNoZS1zaXplID0g PDB4ODAwMD47Cj4+ICsgICAgICAgICAgICAgICAgICAgICAgIGktY2FjaGUtbGluZS1zaXplID0g PDY0PjsKPj4gKyAgICAgICAgICAgICAgICAgICAgICAgaS1jYWNoZS1zZXRzID0gPDI1Nj47Cj4+ ICsgICAgICAgICAgICAgICAgICAgICAgIGQtY2FjaGUtc2l6ZSA9IDwweDgwMDA+Owo+PiArICAg ICAgICAgICAgICAgICAgICAgICBkLWNhY2hlLWxpbmUtc2l6ZSA9IDw2ND47Cj4+ICsgICAgICAg ICAgICAgICAgICAgICAgIGQtY2FjaGUtc2V0cyA9IDwxMjg+Owo+PiArICAgICAgICAgICAgICAg ICAgICAgICBuZXh0LWxldmVsLWNhY2hlID0gPCZsMl9jYWNoZT47Cj4gCj4gVGhpcyBubyBsb25n ZXIgYXBwbGllcyBkdWUgdG8gdGhlIENQVSBEVkZTIHN0dWZmIGdldHRpbmcgbWVyZ2VkLgo+IENh biB5b3UgcmViYXNlIGFuZCByZXNlbmQ/CgpTdXJlLCBqdXN0IHNlbnQgdGhlIHJlYmFzZWQgdmVy c2lvbiBhcyB0aGUgdjIuIFsxXQoKWzFdIApodHRwczovL2xvcmUua2VybmVsLm9yZy9saW51eC1z dW54aS9lNGI5Y2MzZTNkMzY2YTU3MWU1NTJjMzFkYWZhNWRlODQ3YmMxYzEyLjE3MTY5MTQ1Mzcu Z2l0LmRzaW1pY0BtYW5qYXJvLm9yZy8KCl9fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f X19fX19fX19fX19fX19fCmxpbnV4LWFybS1rZXJuZWwgbWFpbGluZyBsaXN0CmxpbnV4LWFybS1r ZXJuZWxAbGlzdHMuaW5mcmFkZWFkLm9yZwpodHRwOi8vbGlzdHMuaW5mcmFkZWFkLm9yZy9tYWls bWFuL2xpc3RpbmZvL2xpbnV4LWFybS1rZXJuZWwK