From: "Gupta, Anshuman" <anshuman.gupta@intel.com>
To: Jani Nikula <jani.nikula@linux.intel.com>,
"intel-gfx@lists.freedesktop.org"
<intel-gfx@lists.freedesktop.org>
Subject: Re: [Intel-gfx] [PATCH] drm/i915/dg2: Add Wa_14015795083
Date: Mon, 6 Jun 2022 12:21:00 +0000 [thread overview]
Message-ID: <27fa4eb534cf469595ee8b6ab783c351@intel.com> (raw)
In-Reply-To: <8735ginquc.fsf@intel.com>
> -----Original Message-----
> From: Jani Nikula <jani.nikula@linux.intel.com>
> Sent: Monday, June 6, 2022 1:53 PM
> To: Gupta, Anshuman <anshuman.gupta@intel.com>; intel-
> gfx@lists.freedesktop.org
> Subject: Re: [Intel-gfx] [PATCH] drm/i915/dg2: Add Wa_14015795083
>
> On Mon, 06 Jun 2022, Anshuman Gupta <anshuman.gupta@intel.com> wrote:
> > i915 must disable Render DOP clock gating globally.
> >
> > B.Spec: 52621
>
> Please use
>
> Bspec:
Thanks for pointing out, will fix this.
Regards,
Anshuman Gupta.
>
> BR,
> Jani.
>
> > Cc: Matt Roper <matthew.d.roper@intel.com>
> > Cc: Badal Nilawar <badal.nilawar@intel.com>
> > Signed-off-by: Anshuman Gupta <anshuman.gupta@intel.com>
> > ---
> > drivers/gpu/drm/i915/gt/intel_gt_regs.h | 1 +
> > drivers/gpu/drm/i915/gt/intel_workarounds.c | 5 +++++
> > 2 files changed, 6 insertions(+)
> >
> > diff --git a/drivers/gpu/drm/i915/gt/intel_gt_regs.h
> b/drivers/gpu/drm/i915/gt/intel_gt_regs.h
> > index 58e9b464d564..55a291ab5536 100644
> > --- a/drivers/gpu/drm/i915/gt/intel_gt_regs.h
> > +++ b/drivers/gpu/drm/i915/gt/intel_gt_regs.h
> > @@ -630,6 +630,7 @@
> >
> > #define GEN7_MISCCPCTL _MMIO(0x9424)
> > #define GEN7_DOP_CLOCK_GATE_ENABLE (1 << 0)
> > +#define GEN12_DOP_CLOCK_GATE_RENDER_ENABLE (1 << 1)
> > #define GEN8_DOP_CLOCK_GATE_CFCLK_ENABLE (1 << 2)
> > #define GEN8_DOP_CLOCK_GATE_GUC_ENABLE (1 << 4)
> > #define GEN8_DOP_CLOCK_GATE_MEDIA_ENABLE (1 << 6)
> > diff --git a/drivers/gpu/drm/i915/gt/intel_workarounds.c
> b/drivers/gpu/drm/i915/gt/intel_workarounds.c
> > index a604bc7c0701..b957dec64eee 100644
> > --- a/drivers/gpu/drm/i915/gt/intel_workarounds.c
> > +++ b/drivers/gpu/drm/i915/gt/intel_workarounds.c
> > @@ -1489,6 +1489,11 @@ dg2_gt_workarounds_init(struct intel_gt *gt,
> struct i915_wa_list *wal)
> > * performance guide section.
> > */
> > wa_write_or(wal, GEN12_SQCM, EN_32B_ACCESS);
> > +
> > + /*
> > + * Wa_14015795083
> > + */
> > + wa_write_clr(wal, GEN7_MISCCPCTL,
> GEN12_DOP_CLOCK_GATE_RENDER_ENABLE);
> > }
> >
> > static void
>
> --
> Jani Nikula, Intel Open Source Graphics Center
next prev parent reply other threads:[~2022-06-06 12:21 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-06-06 6:03 [Intel-gfx] [PATCH] drm/i915/dg2: Add Wa_14015795083 Anshuman Gupta
2022-06-06 6:43 ` [Intel-gfx] ✓ Fi.CI.BAT: success for " Patchwork
2022-06-06 8:09 ` [Intel-gfx] ✗ Fi.CI.IGT: failure " Patchwork
2022-06-06 8:22 ` [Intel-gfx] [PATCH] " Jani Nikula
2022-06-06 12:21 ` Gupta, Anshuman [this message]
2022-06-06 16:37 ` Matt Roper
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=27fa4eb534cf469595ee8b6ab783c351@intel.com \
--to=anshuman.gupta@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
--cc=jani.nikula@linux.intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.