All of lore.kernel.org
 help / color / mirror / Atom feed

diff for duplicates of <3006889.o7ts2hSHzF@diego>

diff --git a/a/1.txt b/N1/1.txt
index 0916f1b..31b4b79 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -141,4 +141,13 @@ might conflict with other stuff.
 > +#define __RS2(v)	__REG(v)
 > +
 > +#endif /* __ASM_INSN_DEF_H */
->
+> 
+
+
+
+
+
+_______________________________________________
+linux-riscv mailing list
+linux-riscv@lists.infradead.org
+http://lists.infradead.org/mailman/listinfo/linux-riscv
diff --git a/a/content_digest b/N1/content_digest
index 60408f9..ea4d524 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,9 +1,17 @@
  "ref\020220831172500.752195-1-ajones@ventanamicro.com\0"
  "ref\020220831172500.752195-3-ajones@ventanamicro.com\0"
  "From\0Heiko St\303\274bner <heiko@sntech.de>\0"
- "Subject\0[PATCH v2 2/4] riscv: Introduce support for defining instructions\0"
+ "Subject\0Re: [PATCH v2 2/4] riscv: Introduce support for defining instructions\0"
  "Date\0Thu, 08 Sep 2022 17:49:44 +0200\0"
- "To\0kvm-riscv@lists.infradead.org\0"
+ "To\0linux-riscv@lists.infradead.org"
+  kvm-riscv@lists.infradead.org
+ " Andrew Jones <ajones@ventanamicro.com>\0"
+ "Cc\0linux-kernel@vger.kernel.org"
+  paul.walmsley@sifive.com
+  palmer@dabbelt.com
+  aou@eecs.berkeley.edu
+  anup@brainfault.org
+ " mchitale@ventanamicro.com\0"
  "\00:1\0"
  "b\0"
  "Am Mittwoch, 31. August 2022, 19:24:58 CEST schrieb Andrew Jones:\n"
@@ -149,6 +157,15 @@
  "> +#define __RS2(v)\t__REG(v)\n"
  "> +\n"
  "> +#endif /* __ASM_INSN_DEF_H */\n"
- >
+ "> \n"
+ "\n"
+ "\n"
+ "\n"
+ "\n"
+ "\n"
+ "_______________________________________________\n"
+ "linux-riscv mailing list\n"
+ "linux-riscv@lists.infradead.org\n"
+ http://lists.infradead.org/mailman/listinfo/linux-riscv
 
-117cf1da2a0d73fefdffbc3ebdafc14a256c43e7a65fa16d809cf95dd7c91b9b
+48db15c940d8e4f266d4b3c908d1aa223d367169312b203e72928770f618d427

diff --git a/a/content_digest b/N2/content_digest
index 60408f9..b21458c 100644
--- a/a/content_digest
+++ b/N2/content_digest
@@ -1,9 +1,17 @@
  "ref\020220831172500.752195-1-ajones@ventanamicro.com\0"
  "ref\020220831172500.752195-3-ajones@ventanamicro.com\0"
  "From\0Heiko St\303\274bner <heiko@sntech.de>\0"
- "Subject\0[PATCH v2 2/4] riscv: Introduce support for defining instructions\0"
+ "Subject\0Re: [PATCH v2 2/4] riscv: Introduce support for defining instructions\0"
  "Date\0Thu, 08 Sep 2022 17:49:44 +0200\0"
- "To\0kvm-riscv@lists.infradead.org\0"
+ "To\0linux-riscv@lists.infradead.org"
+  kvm-riscv@lists.infradead.org
+ " Andrew Jones <ajones@ventanamicro.com>\0"
+ "Cc\0linux-kernel@vger.kernel.org"
+  paul.walmsley@sifive.com
+  palmer@dabbelt.com
+  aou@eecs.berkeley.edu
+  anup@brainfault.org
+ " mchitale@ventanamicro.com\0"
  "\00:1\0"
  "b\0"
  "Am Mittwoch, 31. August 2022, 19:24:58 CEST schrieb Andrew Jones:\n"
@@ -151,4 +159,4 @@
  "> +#endif /* __ASM_INSN_DEF_H */\n"
  >
 
-117cf1da2a0d73fefdffbc3ebdafc14a256c43e7a65fa16d809cf95dd7c91b9b
+c5bd752470d839bcdaa14d2fcdf9da258c3a8ff972659f390acff79e70304f24

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.