From: Xiaoyao Li <xiaoyao.li@intel.com>
To: "Philippe Mathieu-Daudé" <philmd@linaro.org>, qemu-devel@nongnu.org
Cc: "Yanan Wang" <wangyanan55@huawei.com>,
"Kevin Wolf" <kwolf@redhat.com>,
"Richard Henderson" <richard.henderson@linaro.org>,
"Marcel Apfelbaum" <marcel.apfelbaum@gmail.com>,
qemu-block@nongnu.org, "Fabiano Rosas" <farosas@suse.de>,
"Fam Zheng" <fam@euphon.net>, "Jason Wang" <jasowang@redhat.com>,
"Laurent Vivier" <lvivier@redhat.com>,
"Paolo Bonzini" <pbonzini@redhat.com>,
"Dmitry Fleytman" <dmitry.fleytman@gmail.com>,
"Eduardo Habkost" <eduardo@habkost.net>,
"Hanna Reitz" <hreitz@redhat.com>,
"Zhao Liu" <zhao1.liu@intel.com>, "John Snow" <jsnow@redhat.com>,
"Gerd Hoffmann" <kraxel@redhat.com>,
"Michael S. Tsirkin" <mst@redhat.com>,
"Daniel P. Berrangé" <berrange@redhat.com>,
"Thomas Huth" <thuth@redhat.com>
Subject: Re: [PATCH v4 14/19] hw/scsi/vmw_pvscsi: Remove PVSCSI_COMPAT_OLD_PCI_CONFIGURATION definition
Date: Wed, 28 May 2025 10:47:07 +0800 [thread overview]
Message-ID: <30c8ba9a-4575-402d-80fe-15fcd9d24d0d@intel.com> (raw)
In-Reply-To: <20250512083948.39294-15-philmd@linaro.org>
On 5/12/2025 4:39 PM, Philippe Mathieu-Daudé wrote:
> PVSCSI_COMPAT_OLD_PCI_CONFIGURATION was only used by the
> hw_compat_2_5[] array, via the 'x-old-pci-configuration=on'
> property. We removed all machines using that array, lets remove
> all the code around PVSCSI_COMPAT_OLD_PCI_CONFIGURATION.
>
> Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
> Reviewed-by: Daniel P. Berrangé <berrange@redhat.com>
> Reviewed-by: Thomas Huth <thuth@redhat.com>
> Reviewed-by: Zhao Liu <zhao1.liu@intel.com>
Reviewed-by: Xiaoyao Li <xiaoyao.li@intel.com>
> ---
> hw/scsi/vmw_pvscsi.c | 26 +++++++-------------------
> 1 file changed, 7 insertions(+), 19 deletions(-)
>
> diff --git a/hw/scsi/vmw_pvscsi.c b/hw/scsi/vmw_pvscsi.c
> index d5825b67868..34de59a7cf6 100644
> --- a/hw/scsi/vmw_pvscsi.c
> +++ b/hw/scsi/vmw_pvscsi.c
> @@ -69,17 +69,11 @@ OBJECT_DECLARE_TYPE(PVSCSIState, PVSCSIClass, PVSCSI)
>
>
> /* Compatibility flags for migration */
> -#define PVSCSI_COMPAT_OLD_PCI_CONFIGURATION_BIT 0
> -#define PVSCSI_COMPAT_OLD_PCI_CONFIGURATION \
> - (1 << PVSCSI_COMPAT_OLD_PCI_CONFIGURATION_BIT)
> #define PVSCSI_COMPAT_DISABLE_PCIE_BIT 1
> #define PVSCSI_COMPAT_DISABLE_PCIE \
> (1 << PVSCSI_COMPAT_DISABLE_PCIE_BIT)
>
> -#define PVSCSI_USE_OLD_PCI_CONFIGURATION(s) \
> - ((s)->compat_flags & PVSCSI_COMPAT_OLD_PCI_CONFIGURATION)
> -#define PVSCSI_MSI_OFFSET(s) \
> - (PVSCSI_USE_OLD_PCI_CONFIGURATION(s) ? 0x50 : 0x7c)
> +#define PVSCSI_MSI_OFFSET (0x7c)
> #define PVSCSI_EXP_EP_OFFSET (0x40)
>
> typedef struct PVSCSIRingInfo {
> @@ -1110,7 +1104,7 @@ pvscsi_init_msi(PVSCSIState *s)
> int res;
> PCIDevice *d = PCI_DEVICE(s);
>
> - res = msi_init(d, PVSCSI_MSI_OFFSET(s), PVSCSI_MSIX_NUM_VECTORS,
> + res = msi_init(d, PVSCSI_MSI_OFFSET, PVSCSI_MSIX_NUM_VECTORS,
> PVSCSI_USE_64BIT, PVSCSI_PER_VECTOR_MASK, NULL);
> if (res < 0) {
> trace_pvscsi_init_msi_fail(res);
> @@ -1158,15 +1152,11 @@ pvscsi_realizefn(PCIDevice *pci_dev, Error **errp)
> trace_pvscsi_state("init");
>
> /* PCI subsystem ID, subsystem vendor ID, revision */
> - if (PVSCSI_USE_OLD_PCI_CONFIGURATION(s)) {
> - pci_set_word(pci_dev->config + PCI_SUBSYSTEM_ID, 0x1000);
> - } else {
> - pci_set_word(pci_dev->config + PCI_SUBSYSTEM_VENDOR_ID,
> - PCI_VENDOR_ID_VMWARE);
> - pci_set_word(pci_dev->config + PCI_SUBSYSTEM_ID,
> - PCI_DEVICE_ID_VMWARE_PVSCSI);
> - pci_config_set_revision(pci_dev->config, 0x2);
> - }
> + pci_set_word(pci_dev->config + PCI_SUBSYSTEM_VENDOR_ID,
> + PCI_VENDOR_ID_VMWARE);
> + pci_set_word(pci_dev->config + PCI_SUBSYSTEM_ID,
> + PCI_DEVICE_ID_VMWARE_PVSCSI);
> + pci_config_set_revision(pci_dev->config, 0x2);
>
> /* PCI latency timer = 255 */
> pci_dev->config[PCI_LATENCY_TIMER] = 0xff;
> @@ -1298,8 +1288,6 @@ static const VMStateDescription vmstate_pvscsi = {
>
> static const Property pvscsi_properties[] = {
> DEFINE_PROP_UINT8("use_msg", PVSCSIState, use_msg, 1),
> - DEFINE_PROP_BIT("x-old-pci-configuration", PVSCSIState, compat_flags,
> - PVSCSI_COMPAT_OLD_PCI_CONFIGURATION_BIT, false),
> DEFINE_PROP_BIT("x-disable-pcie", PVSCSIState, compat_flags,
> PVSCSI_COMPAT_DISABLE_PCIE_BIT, false),
> };
next prev parent reply other threads:[~2025-05-28 2:47 UTC|newest]
Thread overview: 56+ messages / expand[flat|nested] mbox.gz Atom feed top
2025-05-12 8:39 [PATCH v4 00/19] hw/i386/pc: Remove deprecated 2.4 and 2.5 PC machines Philippe Mathieu-Daudé
2025-05-12 8:39 ` [PATCH v4 01/19] hw/i386/pc: Remove deprecated pc-q35-2.4 and pc-i440fx-2.4 machines Philippe Mathieu-Daudé
2025-05-28 1:58 ` Xiaoyao Li
2025-06-03 14:46 ` Igor Mammedov
2025-05-12 8:39 ` [PATCH v4 02/19] hw/i386/pc: Remove PCMachineClass::broken_reserved_end field Philippe Mathieu-Daudé
2025-05-28 1:58 ` Xiaoyao Li
2025-06-03 14:48 ` Igor Mammedov
2025-05-12 8:39 ` [PATCH v4 03/19] hw/i386/pc: Remove pc_compat_2_4[] array Philippe Mathieu-Daudé
2025-05-28 1:59 ` Xiaoyao Li
2025-06-03 14:51 ` Igor Mammedov
2025-05-12 8:39 ` [PATCH v4 04/19] target/i386/cpu: Remove X86CPU::check_cpuid field Philippe Mathieu-Daudé
2025-05-28 2:09 ` Xiaoyao Li
2025-05-28 5:23 ` Zhao Liu
2025-06-03 15:02 ` Igor Mammedov
2025-06-03 15:54 ` Xiaoyao Li
2025-06-05 9:09 ` Igor Mammedov
2025-06-05 9:28 ` Daniel P. Berrangé
2025-06-05 9:24 ` Daniel P. Berrangé
2025-06-27 11:31 ` Igor Mammedov
2025-06-03 14:53 ` Igor Mammedov
2025-05-12 8:39 ` [PATCH v4 05/19] hw/core/machine: Remove hw_compat_2_4[] array Philippe Mathieu-Daudé
2025-05-28 2:11 ` Xiaoyao Li
2025-05-12 8:39 ` [PATCH v4 06/19] hw/net/e1000: Remove unused E1000_FLAG_MAC flag Philippe Mathieu-Daudé
2025-05-12 8:39 ` [PATCH v4 07/19] hw/virtio/virtio-pci: Remove VIRTIO_PCI_FLAG_MIGRATE_EXTRA definition Philippe Mathieu-Daudé
2025-05-12 8:39 ` [PATCH v4 08/19] hw/virtio/virtio-pci: Remove VIRTIO_PCI_FLAG_DISABLE_PCIE definition Philippe Mathieu-Daudé
2025-05-28 2:44 ` Xiaoyao Li
2025-05-12 8:39 ` [PATCH v4 09/19] hw/i386/pc: Remove deprecated pc-q35-2.5 and pc-i440fx-2.5 machines Philippe Mathieu-Daudé
2025-05-28 2:21 ` Xiaoyao Li
2025-05-12 8:39 ` [PATCH v4 10/19] hw/i386/x86: Remove X86MachineClass::save_tsc_khz field Philippe Mathieu-Daudé
2025-05-28 2:21 ` Xiaoyao Li
2025-05-12 8:39 ` [PATCH v4 11/19] hw/nvram/fw_cfg: Remove legacy FW_CFG_ORDER_OVERRIDE Philippe Mathieu-Daudé
2025-05-28 2:46 ` Xiaoyao Li
2025-05-12 8:39 ` [PATCH v4 12/19] hw/core/machine: Remove hw_compat_2_5[] array Philippe Mathieu-Daudé
2025-05-28 2:21 ` Xiaoyao Li
2025-05-12 8:39 ` [PATCH v4 13/19] hw/block/fdc-isa: Remove 'fallback' property Philippe Mathieu-Daudé
2025-05-27 17:20 ` Thomas Huth
2025-05-28 8:30 ` Thomas Huth
2025-05-28 8:37 ` Thomas Huth
2025-05-30 11:45 ` Michael S. Tsirkin
2025-06-02 8:03 ` Philippe Mathieu-Daudé
2025-05-12 8:39 ` [PATCH v4 14/19] hw/scsi/vmw_pvscsi: Remove PVSCSI_COMPAT_OLD_PCI_CONFIGURATION definition Philippe Mathieu-Daudé
2025-05-28 2:47 ` Xiaoyao Li [this message]
2025-05-12 8:39 ` [PATCH v4 15/19] hw/scsi/vmw_pvscsi: Remove PVSCSI_COMPAT_DISABLE_PCIE_BIT definition Philippe Mathieu-Daudé
2025-05-28 2:47 ` Xiaoyao Li
2025-05-12 8:39 ` [PATCH v4 16/19] hw/scsi/vmw_pvscsi: Convert DeviceRealize -> InstanceInit Philippe Mathieu-Daudé
2025-05-28 2:47 ` Xiaoyao Li
2025-05-12 8:39 ` [PATCH v4 17/19] hw/net/vmxnet3: Remove VMXNET3_COMPAT_FLAG_OLD_MSI_OFFSETS definition Philippe Mathieu-Daudé
2025-05-28 2:48 ` Xiaoyao Li
2025-05-12 8:39 ` [PATCH v4 18/19] hw/net/vmxnet3: Remove VMXNET3_COMPAT_FLAG_DISABLE_PCIE definition Philippe Mathieu-Daudé
2025-05-28 2:48 ` Xiaoyao Li
2025-05-12 8:39 ` [PATCH v4 19/19] hw/net/vmxnet3: Merge DeviceRealize in InstanceInit Philippe Mathieu-Daudé
2025-05-28 2:48 ` Xiaoyao Li
2025-05-28 3:01 ` [PATCH v4 00/19] hw/i386/pc: Remove deprecated 2.4 and 2.5 PC machines Xiaoyao Li
2025-05-28 8:11 ` Thomas Huth
2025-05-28 8:40 ` Xiaoyao Li
2025-05-30 11:46 ` Michael S. Tsirkin
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=30c8ba9a-4575-402d-80fe-15fcd9d24d0d@intel.com \
--to=xiaoyao.li@intel.com \
--cc=berrange@redhat.com \
--cc=dmitry.fleytman@gmail.com \
--cc=eduardo@habkost.net \
--cc=fam@euphon.net \
--cc=farosas@suse.de \
--cc=hreitz@redhat.com \
--cc=jasowang@redhat.com \
--cc=jsnow@redhat.com \
--cc=kraxel@redhat.com \
--cc=kwolf@redhat.com \
--cc=lvivier@redhat.com \
--cc=marcel.apfelbaum@gmail.com \
--cc=mst@redhat.com \
--cc=pbonzini@redhat.com \
--cc=philmd@linaro.org \
--cc=qemu-block@nongnu.org \
--cc=qemu-devel@nongnu.org \
--cc=richard.henderson@linaro.org \
--cc=thuth@redhat.com \
--cc=wangyanan55@huawei.com \
--cc=zhao1.liu@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.