From: Kenneth Ho <ken.ho@theorem.ca>
To: Ducrot Bruno <ducrot@poupinou.org>
Cc: cpufreq@www.linux.org.uk
Subject: Re: speedstep-piix4 don't work
Date: Tue, 08 Jul 2003 13:45:33 -0400 [thread overview]
Message-ID: <3F0B033D.3090709@theorem.ca> (raw)
In-Reply-To: <20030708163556.GM7796@poupinou.org>
Ducrot Bruno wrote:
>On Tue, Jul 08, 2003 at 12:12:54PM -0400, Kenneth Ho wrote:
>
>
>>The latest patch posted on this mailing list, against 2.4.21-ac4,
>>doesn't work on my Thinkpad X20.
>>
>>The CPU is a Speedstep capable P3@600MHz, whose clockspeed varies from
>>260 to 600 depending on BIOS settings and AC power (as reported during
>>testing with speedstep-detect and bootup). speedstep-detect also catches
>>a single bit GPO change when switching from AC to battery on boot, with
>>BIOS settings at automatic defaults.
>>
>>GPOs changes from 0x767bbfe to 0x767fbbff after disconnecting the AC.
>>This should be gpo_hilo=0.
>>
>>Calling modprobe speedstep-piix4 gpo_hilo=0 leaves dmesg saying cpufreq:
>>changed failed.
>>
>>Using the old speedstep_bx module on poupinou with gpo_hilo=0 yields the
>>following (success) output on dmesg:
>>gpo_hilo: 0x34
>>gpo_hilo_shift: 0x0
>>frequency_high: 600000
>>frequency_low: 500000
>>
>>
>>
>
>Could you please send me the dmesg output, with SPEEDSTEP_DEBUG enabled both
>in speedstep-piix4.c and speedstep-lib.c please?
>
>Also, I would be happy to see the output of speedtep-detect
>
>Cheers,
>
>
>
AC plugged in:
dmi_scan: return:
DMI 2.3 present.
47 structures occupying 1685 bytes.
DMI table at 0x000DC010.
BIOS Vendor: IBM
BIOS Version: IZET99WW (2.21 )
BIOS Release: 10/19/2001
System Vendor: IBM
Product Name: 266235F
Version: Not Available
Board Vendor: IBM
Board Name: 266235F
Board Version: Not Available
Trying Intel's int15 GSIC:
BIOS support GSIC call:
signature: GSIC
command port = 0x00b2
command = 0x0082
event port = 0x00c000b3
flags = 0x07d00000
probing chipsets: Found PIIX4
pmbase at 0x1000
Dumping PM IO register for this southbridge:
PMCNTRL (0x1004): 0x1401
(0x1006): 0x0000
GPEN (0x100e): 0x0a00
PCNTRL (0x1010): 0x00001200
(0x1016): 0x0000
DEVSTS (0x101c): 0x00000000
GLBLEN (0x1020): 0x0400
(0x1022): 0x00000000
GLBCTL (0x1028): 0x03011f05
DEVCTL (0x102c): 0x00200000
GPIs: (0x1030): 0x12b03a
(0x1033): 0x00
GPOs: (0x1034): 0x767fbbfe
(0x1038): 0x3a 0xb0 0x12 0x00 0xfe 0xbb 0x7f 0x76
You need to boot on AC and battery and see if GPOs change.
Then, see if one bit change in between, you have then to note the number
of this bit. This will be the gpo_hilo= number kernel option for
enabling the speedstep-piix4 module under Linux.
..28..24..20..16..12...8...4...0
GPOs: (0x1034): 0x767fbbfe 01110110011111111011101111111110
AC out:
dmi_scan: return:
DMI 2.3 present.
47 structures occupying 1685 bytes.
DMI table at 0x000DC010.
BIOS Vendor: IBM
BIOS Version: IZET99WW (2.21 )
BIOS Release: 10/19/2001
System Vendor: IBM
Product Name: 266235F
Version: Not Available
Board Vendor: IBM
Board Name: 266235F
Board Version: Not Available
Trying Intel's int15 GSIC:
BIOS support GSIC call:
signature: GSIC
command port = 0x00b2
command = 0x0082
event port = 0x00c000b3
flags = 0x07d00000
probing chipsets: Found PIIX4
pmbase at 0x1000
Dumping PM IO register for this southbridge:
PMCNTRL (0x1004): 0x1401
(0x1006): 0x0000
GPEN (0x100e): 0x0a00
PCNTRL (0x1010): 0x00001200
(0x1016): 0x0000
DEVSTS (0x101c): 0x00000000
GLBLEN (0x1020): 0x0400
(0x1022): 0x00000000
GLBCTL (0x1028): 0x07019705
DEVCTL (0x102c): 0x00200000
GPIs: (0x1030): 0x12b03a
(0x1033): 0x00
GPOs: (0x1034): 0x767fbbff
(0x1038): 0x3a 0xb0 0x12 0x00 0xff 0xbb 0x7f 0x76
You need to boot on AC and battery and see if GPOs change.
Then, see if one bit change in between, you have then to note the number
of this bit. This will be the gpo_hilo= number kernel option for
enabling the speedstep-piix4 module under Linux.
..28..24..20..16..12...8...4...0
GPOs: (0x1034): 0x767fbbff 01110110011111111011101111111111
dmesg:
cpufreq: Coppermine: MSR_IA32_EBL_CR_POWERON is 0x44080020, 0x0
cpufreq: Coppermine: MSR_IA32_PLATFORM ID is 0x0, 0x2540000
speedstep-lib: P3 - MSR_IA32_EBL_CR_POWERON: 0x44080020 0x0
speedstep-lib: P3 - MSR_IA32_EBL_CR_POWERON: 0x44080020 0x0
cntb before: 0x000000e1
cntb after: 0x000007e1
pcntrl before: 0x00001200
pcntrl after: 0x00001804
speedstep-lib: P3 - MSR_IA32_EBL_CR_POWERON: 0x44080020 0x0
cpufreq: change failed
speedstep-lib: P3 - MSR_IA32_EBL_CR_POWERON: 0x44080020 0x0
speedstep-lib: P3 - MSR_IA32_EBL_CR_POWERON: 0x44080020 0x0
cntb before: 0x000000e1
cntb after: 0x000007e1
pcntrl before: 0x00001200
pcntrl after: 0x00001804
speedstep-lib: P3 - MSR_IA32_EBL_CR_POWERON: 0x44080020 0x0
cpufreq: change failed
speedstep-lib: P3 - MSR_IA32_EBL_CR_POWERON: 0x44080020 0x0
next prev parent reply other threads:[~2003-07-08 17:45 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2003-07-08 16:12 speedstep-piix4 don't work Kenneth Ho
2003-07-08 16:35 ` Ducrot Bruno
2003-07-08 17:45 ` Kenneth Ho [this message]
2003-07-08 18:17 ` Ducrot Bruno
2003-07-09 6:09 ` Kenneth Ho
2003-07-09 10:08 ` Ducrot Bruno
2003-07-11 15:11 ` Frank Mehnert
2003-07-11 15:48 ` Ducrot Bruno
2003-07-11 16:08 ` Frank Mehnert
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=3F0B033D.3090709@theorem.ca \
--to=ken.ho@theorem.ca \
--cc=cpufreq@www.linux.org.uk \
--cc=ducrot@poupinou.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.