All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <3f0afa54-8e98-798e-68dc-bbbc74bd9e19@arm.com>

diff --git a/a/1.txt b/N1/1.txt
index 58737de..e4e9e19 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -19,7 +19,7 @@ On 25/05/18 11:39, Julien Thierry wrote:
 >>>
 >>> Having this as a separate feature feels easier to manage in the code. It also makes it clearer at boot time that the kernel will be using irq priorities (although I admit it was not the initial intention):
 >>>
->>> [??? 0.000000] CPU features: detected: IRQ priority masking
+>>> [    0.000000] CPU features: detected: IRQ priority masking
 >>>
 >>>
 >>> But yes that new feature will be detected only if SYSREG_GIC_CPUIF gets detected as well.
@@ -28,7 +28,7 @@ On 25/05/18 11:39, Julien Thierry wrote:
 >>
 >> static inline bool system_has_irq_priority_masking(void)
 >> {
->> ?????return (IS_ENABLED(CONFIG_YOUR_CONFIG) && cpus_have_const_cap(HWCAP_SYSREG_GIC_CPUIF));
+>>      return (IS_ENABLED(CONFIG_YOUR_CONFIG) && cpus_have_const_cap(HWCAP_SYSREG_GIC_CPUIF));
 >> }
 >>
 >> and use it everywhere.
diff --git a/a/content_digest b/N1/content_digest
index d0d94a1..0731c9c 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -4,10 +4,20 @@
  "ref\0b0673d7e-9a1e-7dcb-5322-c05fe0821349@arm.com\0"
  "ref\0c4e5f8ff-ecde-7b88-8a37-39e47ef22917@arm.com\0"
  "ref\054ff6127-928d-99a3-a6e9-59799628ca87@arm.com\0"
- "From\0Suzuki.Poulose@arm.com (Suzuki K Poulose)\0"
- "Subject\0[PATCH v4 02/26] arm64: cpufeature: Add cpufeature for IRQ priority masking\0"
+ "From\0Suzuki K Poulose <Suzuki.Poulose@arm.com>\0"
+ "Subject\0Re: [PATCH v4 02/26] arm64: cpufeature: Add cpufeature for IRQ priority masking\0"
  "Date\0Fri, 25 May 2018 11:41:51 +0100\0"
- "To\0linux-arm-kernel@lists.infradead.org\0"
+ "To\0Julien Thierry <julien.thierry@arm.com>"
+ " linux-arm-kernel@lists.infradead.org\0"
+ "Cc\0linux-kernel@vger.kernel.org"
+  daniel.thompson@linaro.org
+  joel@joelfernandes.org
+  marc.zyngier@arm.com
+  mark.rutland@arm.com
+  christoffer.dall@arm.com
+  james.morse@arm.com
+  catalin.marinas@arm.com
+ " will.deacon@arm.com\0"
  "\00:1\0"
  "b\0"
  "On 25/05/18 11:39, Julien Thierry wrote:\n"
@@ -31,7 +41,7 @@
  ">>>\n"
  ">>> Having this as a separate feature feels easier to manage in the code. It also makes it clearer at boot time that the kernel will be using irq priorities (although I admit it was not the initial intention):\n"
  ">>>\n"
- ">>> [??? 0.000000] CPU features: detected: IRQ priority masking\n"
+ ">>> [\302\240\302\240\302\240 0.000000] CPU features: detected: IRQ priority masking\n"
  ">>>\n"
  ">>>\n"
  ">>> But yes that new feature will be detected only if SYSREG_GIC_CPUIF gets detected as well.\n"
@@ -40,7 +50,7 @@
  ">>\n"
  ">> static inline bool system_has_irq_priority_masking(void)\n"
  ">> {\n"
- ">> ?????return (IS_ENABLED(CONFIG_YOUR_CONFIG) && cpus_have_const_cap(HWCAP_SYSREG_GIC_CPUIF));\n"
+ ">> \302\240\302\240\302\240\302\240\302\240return (IS_ENABLED(CONFIG_YOUR_CONFIG) && cpus_have_const_cap(HWCAP_SYSREG_GIC_CPUIF));\n"
  ">> }\n"
  ">>\n"
  ">> and use it everywhere.\n"
@@ -53,4 +63,4 @@
  "\n"
  Suzuki
 
-beb4594536ab026eadb5b16a66a5077004423eb2370d78e26f680fdffe201d9e
+400e6d9942daf1421fd8508d27883b9f53a4950672a7a5eb6d272d3fe7cc379a

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.