* [Qemu-devel] couid for x86 CPUs
@ 2005-11-14 10:46 Ronald Aigner
2005-11-15 20:29 ` ace
0 siblings, 1 reply; 2+ messages in thread
From: Ronald Aigner @ 2005-11-14 10:46 UTC (permalink / raw)
To: qemu-devel
-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA1
Hi,
Version 0.7.2 from the Website returns invalid cache size for the i386
architecture.
Currently the 'cpuid' instruction with eax==1 returns a processor ID of
0x633 that is an "Intel Pentium II (Klamath)". The Klamath is specified
with 512kB of L2 Cache (see
http://www.pcguide.com/ref/cpu/fam/g6PII-c.html).
However the 'cpuid' instruction with eax==2 returns a descriptor value
of 0x41, which indicates 128kB of L2 Cache (see
http://faydoc.tripod.com/cpu/cpuid.htm). The correct value should be 0x43.
To fix this, line 1317 in file target-i386/helper.c should read:
EAX = 0x430601;
Thanks, Ron.
PS: A hint on the website on where to post bug-reports would be helpful.
PPS: Please include me into reply. I'm not subscribed to the list.
- --
Mit freundlichen Gruessen / with regards
ra3 @ inf.tu-dresden.de
http://os.inf.tu-dresden.de/~ra3/
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1.4.1 (GNU/Linux)
iD8DBQFDeGrtvCdOf9l7ipgRAgchAKCzPmGB0mYtcWzxVkpw4C+RL11PvwCg0COA
d7wPzNZSceNZrFQdQpDbfwQ=
=ar/v
-----END PGP SIGNATURE-----
^ permalink raw reply [flat|nested] 2+ messages in thread
* Re: [Qemu-devel] couid for x86 CPUs
2005-11-14 10:46 [Qemu-devel] couid for x86 CPUs Ronald Aigner
@ 2005-11-15 20:29 ` ace
0 siblings, 0 replies; 2+ messages in thread
From: ace @ 2005-11-15 20:29 UTC (permalink / raw)
To: qemu-devel
Can you test this with and without kqemu?
When I tested this last, the result of cpuid (and other CPU probing
operations) were differing in these 2 scenarios. Without kqemu, qemu
emulates a P II. With kqemu, some programs are able to find out the real
CPU on the host system.
Peter
Ronald Aigner wrote:
> Hi,
> Version 0.7.2 from the Website returns invalid cache size for the i386
> architecture.
> Currently the 'cpuid' instruction with eax==1 returns a processor ID of
> 0x633 that is an "Intel Pentium II (Klamath)". The Klamath is specified
> with 512kB of L2 Cache (see
> http://www.pcguide.com/ref/cpu/fam/g6PII-c.html).
> However the 'cpuid' instruction with eax==2 returns a descriptor value
> of 0x41, which indicates 128kB of L2 Cache (see
> http://faydoc.tripod.com/cpu/cpuid.htm). The correct value should be 0x43.
> To fix this, line 1317 in file target-i386/helper.c should read:
> EAX = 0x430601;
>
> Thanks, Ron.
>
> PS: A hint on the website on where to post bug-reports would be helpful.
>
> PPS: Please include me into reply. I'm not subscribed to the list.
> --
> Mit freundlichen Gruessen / with regards
> ra3 @ inf.tu-dresden.de
> http://os.inf.tu-dresden.de/~ra3/
_______________________________________________
Qemu-devel mailing list
Qemu-devel@nongnu.org
http://lists.nongnu.org/mailman/listinfo/qemu-devel
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2005-11-15 20:28 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2005-11-14 10:46 [Qemu-devel] couid for x86 CPUs Ronald Aigner
2005-11-15 20:29 ` ace
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.