From: Jean-Pierre Dion <jean-pierre.dion@bull.net>
To: "Kamble, Nitin A" <nitin.a.kamble@intel.com>
Cc: LAURENT VIVIER <Laurent.Vivier@bull.net>,
Guillaume Thouvenin <guillaume.thouvenin@bull.net>,
xen-devel@lists.xensource.com
Subject: Re: VMX disabled by Feature Control MSR
Date: Thu, 15 Jun 2006 11:11:31 +0200 [thread overview]
Message-ID: <44912443.4070802@bull.net> (raw)
In-Reply-To: <5461330FA59EDB46BE9AB8AAF2C431AD38AB5B@scsmsx412.amr.corp.intel.com>
[-- Attachment #1.1: Type: text/plain, Size: 1853 bytes --]
ok we will try get the right bios
for our platform.
thanks
jean-pierre
Kamble, Nitin A wrote:
>Yes, Keir is correct. Once it is locked you can not unlock it by just
>clearing the bit. Probably what you need is, enabling of VMX feature in
>the BIOS, and then hard reset the system.
>
>Thanks & Regards,
>Nitin
>------------------------------------------------------------------------
>-----------
>Open Source Technology Center, Intel Corp
>
>
>
>>-----Original Message-----
>>From: xen-devel-bounces@lists.xensource.com [mailto:xen-devel-
>>bounces@lists.xensource.com] On Behalf Of Keir Fraser
>>Sent: Wednesday, June 14, 2006 5:47 AM
>>To: Guillaume Thouvenin
>>Cc: LAURENT VIVIER; xen-devel@lists.xensource.com; JEAN-PIERRE DION
>>Subject: Re: [Xen-devel] VMX disabled by Feature Control MSR
>>
>>
>>On 14 Jun 2006, at 13:35, Guillaume Thouvenin wrote:
>>
>>
>>
>>>If the "VMX disabled..." message is displayed, it means that the lock
>>>bit is set to 1. Otherwise we set bit2 to 1. If I try to clear it
>>>
>>>
>while
>
>
>>>it is set it causes a general-protection fault. Is it possible to
>>>modify
>>>before Xen switches from real mode to protected mode?
>>>
>>>I will try to modify the arch/x86/boot/x86_64.S
>>>
>>>
>>No, it's called a lock bit because it is sticky once set. The intention
>>is presumably to allow OEMs an easy way (in their BIOS) to disable VMX
>>on their systems if they don't want to have to support it.
>>
>> -- Keir
>>
>>
>>_______________________________________________
>>Xen-devel mailing list
>>Xen-devel@lists.xensource.com
>>http://lists.xensource.com/xen-devel
>>
>
>
>
>
--
Jean-Pierre DION
Linux and Gnome projects manager
Bull, Architect of an Open World TM
Tel : +33 (0)4 76 29 72 34
http://www.bull.com
http://www.bullopensource.org
http://gnome.bullfreeware.com/new_index.html
[-- Attachment #1.2: Type: text/html, Size: 3249 bytes --]
[-- Attachment #2: Type: text/plain, Size: 138 bytes --]
_______________________________________________
Xen-devel mailing list
Xen-devel@lists.xensource.com
http://lists.xensource.com/xen-devel
next prev parent reply other threads:[~2006-06-15 9:11 UTC|newest]
Thread overview: 5+ messages / expand[flat|nested] mbox.gz Atom feed top
2006-06-14 18:26 VMX disabled by Feature Control MSR Kamble, Nitin A
2006-06-15 9:11 ` Jean-Pierre Dion [this message]
-- strict thread matches above, loose matches on Subject: below --
2006-06-14 11:45 Guillaume Thouvenin
2006-06-14 12:35 ` Guillaume Thouvenin
2006-06-14 12:47 ` Keir Fraser
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=44912443.4070802@bull.net \
--to=jean-pierre.dion@bull.net \
--cc=Laurent.Vivier@bull.net \
--cc=guillaume.thouvenin@bull.net \
--cc=nitin.a.kamble@intel.com \
--cc=xen-devel@lists.xensource.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.