All of lore.kernel.org
 help / color / mirror / Atom feed
From: Joshua Williams <joshua.williams@qlogic.com>
To: benh@kernel.crashing.org
Cc: linuxppc-dev@ozlabs.org
Subject: Re: [PATCH] Various new ibm405 DCRN #defines
Date: Tue, 22 Jan 2008 11:08:38 -0600	[thread overview]
Message-ID: <47962316.8040709@qlogic.com> (raw)
In-Reply-To: <1200956274.6807.12.camel@pasglop>

Benjamin Herrenschmidt wrote:
> On Mon, 2008-01-21 at 16:43 -0600, Joshua Williams wrote:
>> Various new ibm405 DCRN #defines.
>>
>>      Signed-off-by: Joshua Williams <joshua.williams@qlogic.com>
> 
> May I ask what for ? :-) Also, it's all arch/ppc, not arch/powerpc...
> nothing we want to improve to much on at this stage unless there's a
> really good reason.

The 405x #defines were incomplete and this was meant to
make them a bit tighter.  Since arch/ppc is in life support
mode this can wait until the 405x stuff gets moved over to
arch/powerpc.

Thanks!

- Josh

>> ---
>>   arch/ppc/platforms/4xx/ibm405ep.h  |    3 +++
>>   arch/ppc/platforms/4xx/ibm405gp.h  |    9 +++++++++
>>   arch/ppc/platforms/4xx/ibm405gpr.h |    9 +++++++++
>>   include/asm-ppc/ibm405.h           |   27 +++++++++++++++++++++++++++
>>   4 files changed, 48 insertions(+), 0 deletions(-)
>>
>> diff --git a/arch/ppc/platforms/4xx/ibm405ep.h 
>> b/arch/ppc/platforms/4xx/ibm405ep.h
>> index 3ef20a5..d82a4c7 100644
>> --- a/arch/ppc/platforms/4xx/ibm405ep.h
>> +++ b/arch/ppc/platforms/4xx/ibm405ep.h
>> @@ -139,6 +139,9 @@
>>   #define DCRN_UIC0_BASE          0x0C0
>>   #define UIC0 DCRN_UIC0_BASE
>>
>> +/* DCRN_SDRAM0_BASE offsets - general 405 offsets in asm/ibm405.h */
>> +#define DCRN_SDRAM0_STATUS	0x24	/* SDRAM Controller Status */
>> +
>>   #include <asm/ibm405.h>
>>
>>   #endif				/* __ASM_IBM405EP_H__ */
>> diff --git a/arch/ppc/platforms/4xx/ibm405gp.h 
>> b/arch/ppc/platforms/4xx/ibm405gp.h
>> index 9f15e55..9f7e850 100644
>> --- a/arch/ppc/platforms/4xx/ibm405gp.h
>> +++ b/arch/ppc/platforms/4xx/ibm405gp.h
>> @@ -142,6 +142,15 @@
>>   #define DCRN_UIC0_BASE		0x0C0
>>   #define UIC0 DCRN_UIC0_BASE
>>
>> +/* DCRN_SDRAM0_BASE offsets - general 405 offsets in asm/ibm405.h */
>> +#define DCRN_SDRAM0_BESR0	0x00	/* Bus Error Syndrome Reg 0 */
>> +#define DCRN_SDRAM0_BESR1	0x08	/* Bus Error Syndrome Reg 1 */
>> +#define DCRN_SDRAM0_BEAR	0x10	/* Bus Error Address Reg */
>> +#define DCRN_SDRAM0_B2CR	0x48	/* Memory Bank 2 Configuration Reg */
>> +#define DCRN_SDRAM0_B3CR	0x4c	/* Memory Bank 3 Configuration Reg */
>> +#define DCRN_SDRAM0_ECCCFG	0x94	/* ECC Configuration */
>> +#define DCRN_SDRAM0_ECCESR	0x98	/* ECC Error Status */
>> +
>>   #include <asm/ibm405.h>
>>
>>   #endif				/* __ASM_IBM405GP_H__ */
>> diff --git a/arch/ppc/platforms/4xx/ibm405gpr.h 
>> b/arch/ppc/platforms/4xx/ibm405gpr.h
>> index 9e01f15..6f39042 100644
>> --- a/arch/ppc/platforms/4xx/ibm405gpr.h
>> +++ b/arch/ppc/platforms/4xx/ibm405gpr.h
>> @@ -142,6 +142,15 @@
>>   #define DCRN_UIC0_BASE		0x0C0
>>   #define UIC0 DCRN_UIC0_BASE
>>
>> +/* DCRN_SDRAM0_BASE offsets - general 405 offsets in asm/ibm405.h */
>> +#define DCRN_SDRAM0_BESR0	0x00	/* Bus Error Syndrome Reg 0 */
>> +#define DCRN_SDRAM0_BESR1	0x08	/* Bus Error Syndrome Reg 1 */
>> +#define DCRN_SDRAM0_BEAR	0x10	/* Bus Error Address Reg */
>> +#define DCRN_SDRAM0_B2CR	0x48	/* Memory Bank 2 Configuration Reg */
>> +#define DCRN_SDRAM0_B3CR	0x4c	/* Memory Bank 3 Configuration Reg */
>> +#define DCRN_SDRAM0_ECCCFG	0x94	/* ECC Configuration */
>> +#define DCRN_SDRAM0_ECCESR	0x98	/* ECC Error Status */
>> +
>>   #include <asm/ibm405.h>
>>
>>   #endif				/* __ASM_IBM405GPR_H__ */
>> diff --git a/include/asm-ppc/ibm405.h b/include/asm-ppc/ibm405.h
>> index 4e5be9e..04aaae6 100644
>> --- a/include/asm-ppc/ibm405.h
>> +++ b/include/asm-ppc/ibm405.h
>> @@ -135,6 +135,26 @@
>>   #ifdef DCRN_EBC_BASE
>>   #define DCRN_EBCCFGADR	(DCRN_EBC_BASE + 0x0)	/* Peripheral Controller 
>> Address */
>>   #define DCRN_EBCCFGDATA	(DCRN_EBC_BASE + 0x1)	/* Peripheral Controller 
>> Data */
>> +#define DCRN_EBC_PB0CR	0x00	/* Peripheral Bank 0 Config Reg */
>> +#define DCRN_EBC_PB1CR	0x01	/* Peripheral Bank 1 Config Reg */
>> +#define DCRN_EBC_PB2CR	0x02	/* Peripheral Bank 2 Config Reg */
>> +#define DCRN_EBC_PB3CR	0x03	/* Peripheral Bank 3 Config Reg */
>> +#define DCRN_EBC_PB4CR	0x04	/* Peripheral Bank 4 Config Reg */
>> +#define DCRN_EBC_PB5CR	0x05	/* Peripheral Bank 5 Config Reg */
>> +#define DCRN_EBC_PB6CR	0x06	/* Peripheral Bank 6 Config Reg */
>> +#define DCRN_EBC_PB7CR	0x07	/* Peripheral Bank 7 Config Reg */
>> +#define DCRN_EBC_PB0AP	0x10	/* Peripheral Bank 0 Access Parameters */
>> +#define DCRN_EBC_PB1AP	0x11	/* Peripheral Bank 1 Access parameters */
>> +#define DCRN_EBC_PB2AP	0x12	/* Peripheral Bank 2 Access Parameters */
>> +#define DCRN_EBC_PB3AP	0x13	/* Peripheral Bank 3 Access Parameters */
>> +#define DCRN_EBC_PB4AP	0x14	/* Peripheral Bank 4 Access Parameters */
>> +#define DCRN_EBC_PB5AP	0x15	/* Peripheral Bank 5 Access Parameters */
>> +#define DCRN_EBC_PB6AP	0x16	/* Peripheral Bank 6 Access Parameters */
>> +#define DCRN_EBC_PB7AP	0x17	/* Peripheral Bank 7 Access Parameters */
>> +#define DCRN_EBC_PBEAR	0x20	/* Peripheral Bus Error Address Reg */
>> +#define DCRN_EBC_PBESR0	0x21	/* Peripheral Bus Error Status Reg 0 */
>> +#define DCRN_EBC_PBESR1	0x22	/* Peripheral Bus Error Status Reg 1 */
>> +#define DCRN_EBC_EPCR	0x23	/* External Peripheral Control Reg */
>>   #endif
>>
>>   #ifdef DCRN_EXIER_BASE
>> @@ -286,6 +306,13 @@
>>   #ifdef DCRN_SDRAM0_BASE
>>   #define DCRN_SDRAM0_CFGADDR	(DCRN_SDRAM0_BASE + 0x0)	/* Memory 
>> Controller Address */
>>   #define DCRN_SDRAM0_CFGDATA	(DCRN_SDRAM0_BASE + 0x1)	/* Memory 
>> Controller Data */
>> +#define DCRN_SDRAM0_CFG		0x20	/* SDRAM Configuration */
>> +#define DCRN_SDRAM0_STATUS	0x24	/* SDRAM Controller Status */
>> +#define DCRN_SDRAM0_RTR		0x30	/* Refresh Timer Reg */
>> +#define DCRN_SDRAM0_PMIT	0x34	/* Power Management Idle Timer */
>> +#define DCRN_SDRAM0_B0CR	0x40	/* Memory Bank 0 Configuration Reg */
>> +#define DCRN_SDRAM0_B1CR	0x44	/* Memory Bank 1 Configuration Reg */
>> +#define DCRN_SDRAM0_TR		0x80	/* SDRAM Timing Reg */
>>   #endif
>>
>>   #ifdef DCRN_OCM0_BASE
>> _______________________________________________
>> Linuxppc-dev mailing list
>> Linuxppc-dev@ozlabs.org
>> https://ozlabs.org/mailman/listinfo/linuxppc-dev
> 
> 

  reply	other threads:[~2008-01-22 17:07 UTC|newest]

Thread overview: 8+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2008-01-21 22:43 [PATCH] Various new ibm405 DCRN #defines Joshua Williams
2008-01-21 22:57 ` Benjamin Herrenschmidt
2008-01-22 17:08   ` Joshua Williams [this message]
2008-01-22 17:10     ` Josh Boyer
2008-01-22 19:15       ` Joshua Williams
2008-01-22 19:23         ` Josh Boyer
2008-01-22 20:58       ` Benjamin Herrenschmidt
2008-01-22 19:25 ` Grant Likely

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=47962316.8040709@qlogic.com \
    --to=joshua.williams@qlogic.com \
    --cc=benh@kernel.crashing.org \
    --cc=linuxppc-dev@ozlabs.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body. 
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.