Hi,

Parallel port control register should always have the 0xc0 bits enabled 
(like this is already done in Qemu parallel port hardware emulation).

Status register should also start with EPP timeout bit set, like on real 
hardware.

Attached patch fixes both issues.

Hervé