From: Marco Chiappero <marco@absence.it>
To: lm-sensors@vger.kernel.org
Subject: Re: [lm-sensors] [PATCH] hwmon (c7temp): new driver for VIA C7 CPU
Date: Fri, 12 Sep 2008 13:59:15 +0000 [thread overview]
Message-ID: <48CA75B3.8050606@absence.it> (raw)
In-Reply-To: <191fb4ca0806191620g1f001306r5d26cb67ed12d44b@mail.gmail.com>
[-- Attachment #1: Type: text/plain, Size: 1605 bytes --]
> I had a colleague of mine (Cc'd, hi Wilken :)) test your driver. The
> voltage part appears to work, we saw in0 change from 0.96 V at 800 MHz
> to 1.00V at 1000 MHz. However the temperature is always reported as 0
> degrees C. We dumped the value of eax after the cpuid() call and it's
> 0x0.
>
> Does this mean that Wilken's CPU lacks the thermal diode? Or could
> this
> be a bug in your driver? For reference, the CPU in question is:
>
> processor : 0
> vendor_id : CentaurHauls
> cpu family : 6
> model : 10
> model name : VIA Esther processor 1000MHz
> stepping : 9
Same thing here with the same CPU on a VIA EPIA SN10000EG motherboard.
However I have CPU temperature reading through the SCH3112 chip.
vulcano:/usr/src ~> sensors
sch311x-isa-0a70
Adapter: ISA adapter
V5stby: +0.00 V (min = +0.00 V, max = +6.64 V) ALARM
Vccp: +0.95 V (min = +0.00 V, max = +1.99 V)
V3.3: +3.27 V (min = +0.00 V, max = +4.38 V)
V5: +4.99 V (min = +0.00 V, max = +6.64 V)
V12: +12.19 V (min = +0.00 V, max = +15.94 V)
V3.3stby: +3.30 V (min = +0.00 V, max = +4.38 V)
Vbat: +3.18 V (min = +0.00 V, max = +4.38 V)
Case Fan: 1088 RPM (min = 0 RPM)
PSU Fan: 1459 RPM (min = 0 RPM)
CPU Temp: +47.2°C (low = -127.0°C, high = +127.0°C)
Int Temp: +35.8°C (low = -127.0°C, high = +127.0°C)
NB Temp: +34.5°C (low = -127.0°C, high = +127.0°C)
c7temp-isa-0000
Adapter: ISA adapter
in0: +0.96 V
temp1: +0.0°C
Cpuid output attached
Regards,
Marco
[-- Attachment #2: cpuid-c7 --]
[-- Type: text/plain, Size: 7613 bytes --]
vulcano:/usr/src/cpuid-20060917 ~> ./cpuid
CPU:
vendor_id = "CentaurHauls"
version information (1/eax):
processor type = primary processor (0)
family = Intel Pentium Pro/II/III/Celeron, AMD Athlon/Duron, Cyrix M2, VIA C3 (6)
model = 0xa (10)
stepping id = 0x9 (9)
extended family = 0x0 (0)
extended model = 0x0 (0)
(simple synth) = VIA C7 / C7-M (Esther WinChip C5J core)
miscellaneous (1/ebx):
process local APIC physical ID = 0x0 (0)
cpu count = 0x1 (1)
CLFLUSH line size = 0x8 (8)
brand index = 0x0 (0)
brand id = 0x00 (0): unknown
feature information (1/edx):
x87 FPU on chip = true
virtual-8086 mode enhancement = true
debugging extensions = true
page size extensions = true
time stamp counter = true
RDMSR and WRMSR support = true
physical address extensions = true
machine check exception = true
CMPXCHG8B inst. = true
APIC on chip = true
SYSENTER and SYSEXIT = true
memory type range registers = true
PTE global bit = true
machine check architecture = false
conditional move/compare instruction = true
page attribute table = true
page size extension = false
processor serial number = false
CLFLUSH instruction = true
debug store = false
thermal monitor and clock ctrl = true
MMX Technology = true
FXSAVE/FXRSTOR = true
SSE extensions = true
SSE2 extensions = true
self snoop = false
hyper-threading / multi-core supported = false
therm. monitor = true
IA64 = false
pending break event = true
feature information (1/ecx):
PNI/SSE3: Prescott New Instructions = true
MONITOR/MWAIT = false
CPL-qualified debug store = false
VMX: virtual machine extensions = false
Enhanced Intel SpeedStep Technology = true
thermal monitor 2 = true
context ID: adaptive or shared L1 data = false
cmpxchg16b available = false
xTPR disable = false
extended processor signature (0x80000001/eax):
generation = 0x0 (0)
model = 0x0 (0)
stepping = 0x0 (0)
(simple synth) = unknown
extended feature flags (0x80000001/edx):
x87 FPU on chip = false
virtual-8086 mode enhancement = false
debugging extensions = false
page size extensions = false
time stamp counter = false
RDMSR and WRMSR support = false
physical address extensions = false
machine check exception = false
CMPXCHG8B inst. = false
APIC on chip = false
SYSCALL and SYSRET instructions = false
memory type range registers = false
global paging extension = false
machine check architecture = false
conditional move/compare instruction = false
page attribute table = false
page size extension = false
multiprocessing capable = false
AMD multimedia instruction extensions = false
MMX Technology = false
extended MMX = false
SSE extensions = false
AA-64 = false
3DNow! instruction extensions = false
3DNow! instructions = false
brand = " VIA Esther processor 1000MHz"
L1 TLB/cache information: 2M/4M pages & L1 TLB (0x80000005/eax):
instruction # entries = 0x0 (0)
instruction associativity = 0x0 (0)
data # entries = 0x0 (0)
data associativity = 0x0 (0)
L1 TLB/cache information: 4K pages & L1 TLB (0x80000005/ebx):
instruction # entries = 0x80 (128)
instruction associativity = 0x8 (8)
data # entries = 0x80 (128)
data associativity = 0x8 (8)
L1 data cache information (0x80000005/ecx):
line size (bytes) = 0x40 (64)
lines per tag = 0x1 (1)
associativity = 0x4 (4)
size (Kb) = 0x40 (64)
L1 instruction cache information (0x80000005/ecx):
line size (bytes) = 0x40 (64)
lines per tag = 0x1 (1)
associativity = 0x4 (4)
size (Kb) = 0x40 (64)
L2 TLB/cache information: 2M/4M pages & L2 TLB (0x80000006/eax):
instruction # entries = 0x0 (0)
instruction associativity = L2 off (0)
data # entries = 0x0 (0)
data associativity = L2 off (0)
L2 TLB/cache information: 4K pages & L2 TLB (0x80000006/ebx):
instruction # entries = 0x0 (0)
instruction associativity = L2 off (0)
data # entries = 0x0 (0)
data associativity = L2 off (0)
L2 unified cache information (0x80000006/ecx):
line size (bytes) = 0x40 (64)
lines per tag = 0x1 (1)
associativity = 0xa (10)
size (Kb) = 0x80 (128)
0xc0000001: eax=0x00000000
extended feature flags (0xc0000001/edx):
alternate instruction set = false
alternate instruction set enabled = false
random number generator = true
random number generator enabled = true
LongHaul MSR 0000_110Ah = false
FEMMS = false
advanced cryptography engine (ACE) = true
advanced cryptography engine (ACE)enabled = true
0xc0000002: eax=0x00000000 ebx=0x08000810 ecx=0x08100a13 edx=0x42000000
(multi-processing synth): none
(synth) = VIA C7 / C7-M (Esther WinChip C5J core)
vulcano:/usr/src/cpuid-20060917 ~> ./cpuid -r
CPU:
0x00000000: eax=0x00000001 ebx=0x746e6543 ecx=0x736c7561 edx=0x48727561
0x00000001: eax=0x000006a9 ebx=0x00010800 ecx=0x00000181 edx=0xa7c9bbff
0x80000000: eax=0x80000006 ebx=0x00000000 ecx=0x00000000 edx=0x00000000
0x80000001: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x00100000
0x80000002: eax=0x20202020 ebx=0x20202020 ecx=0x20202020 edx=0x20202020
0x80000003: eax=0x56202020 ebx=0x45204149 ecx=0x65687473 edx=0x72702072
0x80000004: eax=0x7365636f ebx=0x20726f73 ecx=0x30303031 edx=0x007a484d
0x80000005: eax=0x00000000 ebx=0x08800880 ecx=0x40040140 edx=0x40040140
0x80000006: eax=0x00000000 ebx=0x00000000 ecx=0x0080a140 edx=0x00000000
0x80860000: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x00000000
0xc0000000: eax=0xc0000002 ebx=0x00000000 ecx=0x00000000 edx=0x00000000
0xc0000001: eax=0x00000000 ebx=0x00000000 ecx=0x00000000 edx=0x00003fcc
0xc0000002: eax=0x00000000 ebx=0x08000810 ecx=0x08100a13 edx=0x42000000
[-- Attachment #3: Type: text/plain, Size: 153 bytes --]
_______________________________________________
lm-sensors mailing list
lm-sensors@lm-sensors.org
http://lists.lm-sensors.org/mailman/listinfo/lm-sensors
next prev parent reply other threads:[~2008-09-12 13:59 UTC|newest]
Thread overview: 23+ messages / expand[flat|nested] mbox.gz Atom feed top
2008-06-19 23:20 [lm-sensors] [PATCH] hwmon (c7temp): new driver for VIA C7 CPU Juerg Haefliger
2008-06-21 19:49 ` Hans de Goede
2008-06-22 20:50 ` Juerg Haefliger
2008-06-23 8:45 ` Jean Delvare
2008-06-23 18:40 ` Juerg Haefliger
2008-06-24 6:27 ` Jean Delvare
2008-06-26 15:26 ` Juerg Haefliger
2008-06-26 15:44 ` Jean Delvare
2008-06-27 16:30 ` Juerg Haefliger
2008-07-02 10:31 ` Jean Delvare
2008-07-03 5:39 ` Wilken Gottwalt
2008-07-04 7:07 ` Jean Delvare
2008-07-05 20:49 ` Juerg Haefliger
2008-07-07 5:40 ` Wilken Gottwalt
2008-07-07 6:11 ` Juerg Haefliger
2008-07-07 6:41 ` Wilken Gottwalt
2008-07-07 17:29 ` Juerg Haefliger
2008-07-10 6:08 ` Wilken Gottwalt
2008-09-05 18:45 ` Forest Bond
2008-09-07 18:32 ` Juerg Haefliger
2008-09-12 13:59 ` Marco Chiappero [this message]
2008-09-27 20:57 ` Forest Bond
2008-09-29 14:58 ` Juerg Haefliger
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=48CA75B3.8050606@absence.it \
--to=marco@absence.it \
--cc=lm-sensors@vger.kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.