From: Martyn Welch <martyn.welch@gefanuc.com>
To: Kumar Gala <galak@kernel.crashing.org>
Cc: linuxppc-dev@ozlabs.org
Subject: Re: [PATCH 3/5] powerpc/86xx: Enable NVRAM on GE Fanuc's SBC610
Date: Thu, 05 Nov 2009 14:53:18 +0000 [thread overview]
Message-ID: <4AF2E6DE.7050601@gefanuc.com> (raw)
In-Reply-To: <E79EA452-7A7B-4496-ACC8-9B4EF45E8D1A@kernel.crashing.org>
Kumar Gala wrote:
>
> On Nov 5, 2009, at 8:23 AM, Martyn Welch wrote:
>
>> Kumar Gala wrote:
>>>
>>> On Jul 2, 2009, at 11:12 AM, Martyn Welch wrote:
>>>
>>>> This patch enables the NVRAM found on the GE Fanuc SBC610
>>>>
>>>> Signed-off-by: Martyn Welch <martyn.welch@gefanuc.com>
>>>> ---
>>>>
>>>> arch/powerpc/boot/dts/gef_sbc610.dts | 6 ++++++
>>>> arch/powerpc/configs/86xx/gef_sbc610_defconfig | 4 ++--
>>>> arch/powerpc/platforms/86xx/Kconfig | 1 +
>>>> arch/powerpc/platforms/86xx/gef_sbc610.c | 5 +++++
>>>> 4 files changed, 14 insertions(+), 2 deletions(-)
>>>
>>> I assume these still work w/the updates to the other patches?
>>>
>>> - k
>> I'm just updating your tree to ensure that the patches still apply
>> (and compile) cleanly. I'm fairly confident that they will.
>
> looks like I'm getting some defconfig merge conflicts. I'll deal with
> them but will apply these after defconfig updates make it into benh's
> next tree.
>
> - k
The patches are sitting in stgit here - I noticed the offset of the
defconfig changes was different, but didn't notice anything else
different. I can resend if that's easier?
Martyn
--
Martyn Welch MEng MPhil MIET (Principal Software Engineer) T:+44(0)1327322748
GE Fanuc Intelligent Platforms Ltd, |Registered in England and Wales
Tove Valley Business Park, Towcester, |(3828642) at 100 Barbirolli Square,
Northants, NN12 6PF, UK T:+44(0)1327359444 |Manchester,M2 3AB VAT:GB 927559189
next prev parent reply other threads:[~2009-11-05 14:51 UTC|newest]
Thread overview: 21+ messages / expand[flat|nested] mbox.gz Atom feed top
2009-07-02 16:12 [PATCH 0/5] Generic NVRAM support for large MMIO devices Martyn Welch
2009-07-02 16:12 ` [PATCH 1/5] Allow byte length reads from mmio NVRAM driver Martyn Welch
2009-07-02 16:12 ` [PATCH 2/5] Mechanism to enable use Generic NVRAM driver for different size chips Martyn Welch
2009-07-23 7:43 ` Benjamin Herrenschmidt
2009-07-23 11:31 ` Martyn Welch
2009-08-13 7:15 ` Benjamin Herrenschmidt
2009-08-13 8:03 ` [PATCH v2] " Martyn Welch
2009-08-13 8:05 ` Benjamin Herrenschmidt
2009-07-02 16:12 ` [PATCH 3/5] powerpc/86xx: Enable NVRAM on GE Fanuc's SBC610 Martyn Welch
2009-11-05 14:10 ` Kumar Gala
2009-11-05 14:23 ` Martyn Welch
2009-11-05 14:41 ` Kumar Gala
2009-11-05 14:53 ` Martyn Welch [this message]
2009-11-12 14:03 ` Kumar Gala
2009-07-02 16:12 ` [PATCH 4/5] powerpc/86xx: Support for NVRAM on GE Fanuc's SBC310 Martyn Welch
2009-11-12 14:04 ` Kumar Gala
2009-07-02 16:12 ` [PATCH 5/5] powerpc/86xx: Support for NVRAM on GE Fanuc's PPC9A Martyn Welch
2009-11-12 14:04 ` Kumar Gala
2009-07-23 7:44 ` [PATCH 0/5] Generic NVRAM support for large MMIO devices Benjamin Herrenschmidt
2009-07-24 9:25 ` Martyn Welch
2009-07-24 10:35 ` Benjamin Herrenschmidt
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=4AF2E6DE.7050601@gefanuc.com \
--to=martyn.welch@gefanuc.com \
--cc=galak@kernel.crashing.org \
--cc=linuxppc-dev@ozlabs.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.