Changed the default PLE_Gap to 128 for
1. not using odd number like 41
2. getting a little bit more PLE vmexits to improve performance

Signed-off-by: Zhai Edwin <edwin.zhai@intel.com>


-- 
best rgds,
edwin