All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <4C170EE2.4010706@st.com>

diff --git a/a/1.txt b/N1/1.txt
index a9af2b2..6e863a0 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -26,10 +26,10 @@ short of time.
 > 
 > "You must program memory-to-memory transfers with a low channel
 > priority, otherwise:
-> ?    other DMA channels cannot access the bus until the
+> •    other DMA channels cannot access the bus until the
 > memory-to-memory transfer
 >      has finished
-> ?    other AHB masters cannot perform any transaction."
+> •    other AHB masters cannot perform any transaction."
 
 Yes i have seen them. One more thing i have found related to mem to mem
 transfers is:
diff --git a/a/content_digest b/N1/content_digest
index e894e88..5d2485a 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,10 +1,19 @@
  "ref\01276270031-1607-1-git-send-email-linus.walleij@stericsson.com\0"
  "ref\04C15C60E.6080404@st.com\0"
  "ref\0AANLkTim9n-p-Pw6FWvzQMBiAuB3h9ILq1Ya6XWk_0l-c@mail.gmail.com\0"
- "From\0viresh.kumar@st.com (Viresh KUMAR)\0"
- "Subject\0[PATCH 06/13] DMAENGINE: driver for the ARM PL080/PL081 PrimeCells\0"
+ "From\0Viresh KUMAR <viresh.kumar@st.com>\0"
+ "Subject\0Re: [PATCH 06/13] DMAENGINE: driver for the ARM PL080/PL081 \tPrimeCells\0"
  "Date\0Tue, 15 Jun 2010 10:55:54 +0530\0"
- "To\0linux-arm-kernel@lists.infradead.org\0"
+ "To\0Linus Walleij <linus.ml.walleij@gmail.com>\0"
+ "Cc\0Linus WALLEIJ <linus.walleij@stericsson.com>"
+  Dan Williams <dan.j.williams@intel.com>
+  linux-arm-kernel@lists.infradead.org
+  yuanyabin1978@sina.com
+  linux-kernel@vger.kernel.org
+  Peter Pearse <peter.pearse@arm.com>
+  Ben Dooks <ben-linux@fluff.org>
+  Kukjin Kim <kgene.kim@samsung.com>
+ " Alessandro Rubini <rubini@unipv.it>\0"
  "\00:1\0"
  "b\0"
  "On 6/14/2010 7:09 PM, Linus Walleij wrote:\n"
@@ -35,10 +44,10 @@
  "> \n"
  "> \"You must program memory-to-memory transfers with a low channel\n"
  "> priority, otherwise:\n"
- "> ?    other DMA channels cannot access the bus until the\n"
+ "> \342\200\242    other DMA channels cannot access the bus until the\n"
  "> memory-to-memory transfer\n"
  ">      has finished\n"
- "> ?    other AHB masters cannot perform any transaction.\"\n"
+ "> \342\200\242    other AHB masters cannot perform any transaction.\"\n"
  "\n"
  "Yes i have seen them. One more thing i have found related to mem to mem\n"
  "transfers is:\n"
@@ -137,4 +146,4 @@
  "\n"
  viresh.
 
-ece4c99386bc5c8a60f09bf11a20ec91bbb2fae87d038e4705e75966f377dd8a
+8e5d42da170bd85a4784ebc5dfb36c209267c4fbf155615d0dc91b1a14e43a2e

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.