From mboxrd@z Thu Jan  1 00:00:00 1970
From: Wei Huang <wei.huang2@amd.com>
Subject: [PATCH 3/5][RFC] lwp: adding support for AMD
	lightweight profiling
Date: Fri, 11 Feb 2011 10:28:58 -0600
Message-ID: <4D5563CA.7030807@amd.com>
Reply-To: Wei.Huang2@amd.com
Mime-Version: 1.0
Content-Type: multipart/mixed; boundary="------------010602060202000503070600"
Return-path: <xen-devel-bounces@lists.xensource.com>
List-Unsubscribe: <http://lists.xensource.com/mailman/listinfo/xen-devel>,
	<mailto:xen-devel-request@lists.xensource.com?subject=unsubscribe>
List-Post: <mailto:xen-devel@lists.xensource.com>
List-Help: <mailto:xen-devel-request@lists.xensource.com?subject=help>
List-Subscribe: <http://lists.xensource.com/mailman/listinfo/xen-devel>,
	<mailto:xen-devel-request@lists.xensource.com?subject=subscribe>
Sender: xen-devel-bounces@lists.xensource.com
Errors-To: xen-devel-bounces@lists.xensource.com
To: "'xen-devel@lists.xensource.com'" <xen-devel@lists.xensource.com>, Keir Fraser <keir@xen.org>, "Wei, Gang" <gang.wei@intel.com>
List-Id: xen-devel@lists.xenproject.org

--------------010602060202000503070600
Content-Type: text/plain; charset="ISO-8859-1"; format=flowed
Content-Transfer-Encoding: 7bit

Add LWP related feature flags.

Signed-off-by: Wei Huang <wei.huang2@amd.com>


--------------010602060202000503070600
Content-Type: text/plain; name="lwp_patch_3.txt"
Content-Transfer-Encoding: 7bit
Content-Disposition: attachment; filename="lwp_patch_3.txt"
Content-Description: lwp_patch_3.txt

exporting patch:
# HG changeset patch
# User Wei Huang <wei.huang2@amd.com>
# Date 1297376709 21600
# Node ID 705de1dacabeb899fae6e8121483b2d88d120e57
# Parent  20d10f3a6d4c6b7357da0cf35a9fe28100cb582d
Add LWP related feature flags.

diff -r 20d10f3a6d4c -r 705de1dacabe xen/include/asm-x86/cpufeature.h
--- a/xen/include/asm-x86/cpufeature.h	Thu Feb 10 16:17:01 2011 -0600
+++ b/xen/include/asm-x86/cpufeature.h	Thu Feb 10 16:25:09 2011 -0600
@@ -207,6 +207,8 @@
 
 #define cpu_has_xsave           boot_cpu_has(X86_FEATURE_XSAVE)
 
+#define cpu_has_lwp             boot_cpu_has(X86_FEATURE_LWP)
+
 #define cpu_has_arch_perfmon    boot_cpu_has(X86_FEATURE_ARCH_PERFMON)
 
 #define cpu_has_rdtscp          boot_cpu_has(X86_FEATURE_RDTSCP)
diff -r 20d10f3a6d4c -r 705de1dacabe xen/include/asm-x86/msr-index.h
--- a/xen/include/asm-x86/msr-index.h	Thu Feb 10 16:17:01 2011 -0600
+++ b/xen/include/asm-x86/msr-index.h	Thu Feb 10 16:25:09 2011 -0600
@@ -253,6 +253,10 @@
 #define MSR_AMD_PATCHLEVEL		0x0000008b
 #define MSR_AMD_PATCHLOADER		0xc0010020
 
+/* AMD Lightweight Profiling MSRs */
+#define MSR_AMD64_LWP_CFG                 0xc0000105
+#define MSR_AMD64_LWP_CBADDR              0xc0000106
+
 /* AMD OS Visible Workaround MSRs */
 #define MSR_AMD_OSVW_ID_LENGTH          0xc0010140
 #define MSR_AMD_OSVW_STATUS             0xc0010141

--------------010602060202000503070600
Content-Type: text/plain; charset="us-ascii"
MIME-Version: 1.0
Content-Transfer-Encoding: 7bit
Content-Disposition: inline

_______________________________________________
Xen-devel mailing list
Xen-devel@lists.xensource.com
http://lists.xensource.com/xen-devel

--------------010602060202000503070600--