From: Mike Travis <travis@sgi.com>
To: David Woodhouse <dwmw2@infradead.org>,
Jesse Barnes <jbarnes@virtuousgeek.org>,
Chris Wright <chrisw@sous-sol.org>
Cc: Mike Habeck <habeck@sgi.com>,
iommu@lists.linux-foundation.org, linux-pci@vger.kernel.org,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH 3/4] Intel pci: Limit dmar_init_reserved_ranges
Date: Thu, 31 Mar 2011 15:11:45 -0700 [thread overview]
Message-ID: <4D94FC21.6040601@sgi.com> (raw)
In-Reply-To: <20110329233602.735667875@gulag1.americas.sgi.com>
Chris - did you have any comment on this patch?
David/Jesse - should I resubmit the entire series for consideration? We
have a number of customers that have encountered this problem.
Thanks,
Mike
Mike Travis wrote:
> dmar_init_reserved_ranges() reserves the card's MMIO ranges to
> prevent handing out a DMA map that would overlap with the MMIO range.
> The problem while the Nvidia GPU has 64bit BARs, it's capable of
> receiving > 40bit PIOs, but can't generate > 40bit DMAs.
>
> So when the iommu code reserves these MMIO ranges a > 40bit
> entry ends up getting in the rbtree. On a UV test system with
> the Nvidia cards, the BARs are:
>
> 0001:36:00.0 VGA compatible controller: nVidia Corporation GT200GL
> Region 0: Memory at 92000000 (32-bit, non-prefetchable) [size=16M]
> Region 1: Memory at f8200000000 (64-bit, prefetchable) [size=256M]
> Region 3: Memory at 90000000 (64-bit, non-prefetchable) [size=32M]
>
> So this 44bit MMIO address 0xf8200000000 ends up in the rbtree. As DMA
> maps get added and deleted from the rbtree we can end up getting a cached
> entry to this 0xf8200000000 entry... this is what results in the code
> handing out the invalid DMA map of 0xf81fffff000:
>
> [ 0xf8200000000-1 >> PAGE_SIZE << PAGE_SIZE ]
>
> The IOVA code needs to better honor the "limit_pfn" when allocating
> these maps.
>
> Signed-off-by: Mike Travis <travis@sgi.com>
> Reviewed-by: Mike Habeck <habeck@sgi.com>
> ---
> drivers/pci/intel-iommu.c | 3 ++-
> 1 file changed, 2 insertions(+), 1 deletion(-)
>
> --- linux.orig/drivers/pci/intel-iommu.c
> +++ linux/drivers/pci/intel-iommu.c
> @@ -1323,7 +1323,8 @@ static void dmar_init_reserved_ranges(vo
>
> for (i = 0; i < PCI_NUM_RESOURCES; i++) {
> r = &pdev->resource[i];
> - if (!r->flags || !(r->flags & IORESOURCE_MEM))
> + if (!r->flags || !(r->flags & IORESOURCE_MEM) ||
> + r->start > pdev->dma_mask)
> continue;
> iova = reserve_iova(&reserved_iova_list,
> IOVA_PFN(r->start),
>
next prev parent reply other threads:[~2011-03-31 22:11 UTC|newest]
Thread overview: 27+ messages / expand[flat|nested] mbox.gz Atom feed top
2011-03-29 23:36 [PATCH 0/4] pci: Speed up processing of IOMMU related functions Mike Travis
2011-03-29 23:36 ` [PATCH 1/4] Intel pci: Remove Host Bridge devices from identity mapping Mike Travis
2011-03-30 17:51 ` Chris Wright
2011-03-30 18:30 ` Mike Travis
2011-03-30 19:15 ` Chris Wright
2011-03-30 19:25 ` Mike Travis
2011-03-30 19:57 ` Chris Wright
2011-03-29 23:36 ` [PATCH 2/4] Intel iommu: Speed up processing of the identity_mapping function Mike Travis
2011-03-30 19:19 ` Chris Wright
2011-03-30 19:29 ` Mike Travis
2011-03-31 0:33 ` [PATCH 2/4] Intel iommu: Speed up processing of the identity_mapping function v2 Mike Travis
2011-03-29 23:36 ` [PATCH 3/4] Intel pci: Limit dmar_init_reserved_ranges Mike Travis
2011-03-31 22:11 ` Mike Travis [this message]
2011-03-31 22:53 ` Chris Wright
2011-03-31 23:25 ` Mike Travis
2011-03-31 23:40 ` Mike Habeck
2011-03-31 23:56 ` Chris Wright
2011-04-01 1:05 ` Mike Habeck
2011-04-02 0:32 ` [PATCH 3/4 v2] intel-iommu: don't cache iova above 32bit caching boundary Chris Wright
2011-04-06 0:39 ` [PATCH 3/4 v3] " Chris Wright
2011-03-31 23:39 ` [PATCH 3/4] Intel pci: Limit dmar_init_reserved_ranges Chris Wright
2011-03-29 23:36 ` [PATCH 4/4] Intel pci: Use coherent DMA mask when requested Mike Travis
2011-03-30 18:02 ` Chris Wright
2011-04-01 2:57 ` FUJITA Tomonori
2011-04-07 19:47 ` [PATCH 1/4] Intel pci: Remove Host Bridge devices from identity mapping Mike Travis
2011-04-07 19:51 ` [PATCH 2/4] Intel iommu: Speed up processing of the identity_mapping function Mike Travis
2011-04-07 19:52 ` [PATCH 4/4] Intel pci: Use coherent DMA mask when requested Mike Travis
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=4D94FC21.6040601@sgi.com \
--to=travis@sgi.com \
--cc=chrisw@sous-sol.org \
--cc=dwmw2@infradead.org \
--cc=habeck@sgi.com \
--cc=iommu@lists.linux-foundation.org \
--cc=jbarnes@virtuousgeek.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.