From mboxrd@z Thu Jan  1 00:00:00 1970
Received: from eggs.gnu.org ([140.186.70.92]:40358)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <mark.langsdorf@calxeda.com>) id 1RipKf-0007k3-KL
	for qemu-devel@nongnu.org; Thu, 05 Jan 2012 10:34:23 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <mark.langsdorf@calxeda.com>) id 1RipKb-0000r2-OD
	for qemu-devel@nongnu.org; Thu, 05 Jan 2012 10:34:21 -0500
Received: from smtp141.dfw.emailsrvr.com ([67.192.241.141]:39370)
	by eggs.gnu.org with esmtp (Exim 4.71)
	(envelope-from <mark.langsdorf@calxeda.com>) id 1RipKb-0000qv-KA
	for qemu-devel@nongnu.org; Thu, 05 Jan 2012 10:34:17 -0500
Message-ID: <4F05C30A.7010605@calxeda.com>
Date: Thu, 05 Jan 2012 09:34:34 -0600
From: Mark Langsdorf <mark.langsdorf@calxeda.com>
MIME-Version: 1.0
References: <CAFEAcA8kWf03skv0u88kJciZgVAxW2Lzifb7r4BZ9kXbxsmppQ@mail.gmail.com>
	<1325769364-15351-1-git-send-email-mark.langsdorf@calxeda.com>
	<CAFEAcA_Kb=5W03jZ1KM3UzSjUbohgmO7mmxO6BYktgMpz5K0aQ@mail.gmail.com>
In-Reply-To: <CAFEAcA_Kb=5W03jZ1KM3UzSjUbohgmO7mmxO6BYktgMpz5K0aQ@mail.gmail.com>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 7bit
Subject: Re: [Qemu-devel] [PATCH v9] arm: add dummy v7 cp15 registers
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
To: Peter Maydell <peter.maydell@linaro.org>
Cc: "qemu-devel@nongnu.org" <qemu-devel@nongnu.org>, "afaerber@suse.de" <afaerber@suse.de>

On 01/05/2012 09:33 AM, Peter Maydell wrote:
> On 5 January 2012 13:16, Mark Langsdorf <mark.langsdorf@calxeda.com> wrote:
>> Add dummy register support for the cp15, CRn=c15 registers.
>>
>> config_base_register and power_control_register currently
>> default to 0, but may have improved support after the QOM
>> CPU patches are finished.
>>
>> Signed-off-by: Mark Langsdorf <mark.langsdorf@calxeda.com>
> 
> Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
> and put into target-arm.next.
> (I've taken the liberty of tweaking the patch summary -- these
> are A9-specific, not v7).

Ack.

--Mark Langsdorf
Calxeda, Inc.