From: David Daney <david.daney@cavium.com>
To: Rob Herring <robherring2@gmail.com>
Cc: David Daney <ddaney.cavm@gmail.com>,
linux-mips@linux-mips.org, ralf@linux-mips.org,
devicetree-discuss@lists.ozlabs.org,
Grant Likely <grant.likely@secretlab.ca>,
Rob Herring <rob.herring@calxeda.com>,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH v6 4/5] MIPS: Octeon: Setup irq_domains for interrupts.
Date: Fri, 02 Mar 2012 10:03:58 -0800 [thread overview]
Message-ID: <4F510B8E.3070201@cavium.com> (raw)
In-Reply-To: <4F50D7C2.7080204@gmail.com>
On 03/02/2012 06:22 AM, Rob Herring wrote:
[...]
>> diff --git a/arch/mips/Kconfig b/arch/mips/Kconfig
>> index ce30e2f..01344ae 100644
>> --- a/arch/mips/Kconfig
>> +++ b/arch/mips/Kconfig
>> @@ -1432,6 +1432,7 @@ config CPU_CAVIUM_OCTEON
>> select WEAK_ORDERING
>> select CPU_SUPPORTS_HIGHMEM
>> select CPU_SUPPORTS_HUGEPAGES
>> + select IRQ_DOMAIN
>
> IIRC, Grant has a patch cued up that enables IRQ_DOMAIN for all of MIPS.
>
Indeed, I now see it in linux-next. I will remove this one.
>> help
>> The Cavium Octeon processor is a highly integrated chip containing
>> many ethernet hardware widgets for networking tasks. The processor
>> diff --git a/arch/mips/cavium-octeon/octeon-irq.c b/arch/mips/cavium-octeon/octeon-irq.c
>> index bdcedd3..e9f2f6c 100644
>> --- a/arch/mips/cavium-octeon/octeon-irq.c
>> +++ b/arch/mips/cavium-octeon/octeon-irq.c
[...]
>> +static void __init octeon_irq_set_ciu_mapping(unsigned int irq,
>> + unsigned int line,
>> + unsigned int bit,
>> + struct irq_domain *domain,
>> struct irq_chip *chip,
>> irq_flow_handler_t handler)
>> {
>> + struct irq_data *irqd;
>> union octeon_ciu_chip_data cd;
>>
>> irq_set_chip_and_handler(irq, chip, handler);
>> -
>> cd.l = 0;
>> cd.s.line = line;
>> cd.s.bit = bit;
>>
>> irq_set_chip_data(irq, cd.p);
>> octeon_irq_ciu_to_irq[line][bit] = irq;
>> +
>> + irqd = irq_get_irq_data(irq);
>> + irqd->hwirq = line<< 6 | bit;
>> + irqd->domain = domain;
>
> I think the domain code will set these.
It is my understanding that the domain code only does this for:
o irq_domain_add_legacy()
o irq_create_direct_mapping()
o irq_create_mapping()
We use none of those. So I do it here.
If there is a better way, I am open to suggestions.
[...]
>> @@ -982,6 +1092,10 @@ static void __init octeon_irq_init_ciu(void)
>> struct irq_chip *chip_mbox;
>> struct irq_chip *chip_wd;
>> struct irq_chip *chip_gpio;
>> + struct device_node *gpio_node;
>> + struct device_node *ciu_node;
>> + struct irq_domain *gpio_domain;
>> + struct irq_domain *ciu_domain;
>>
>> octeon_irq_init_ciu_percpu();
>> octeon_irq_setup_secondary = octeon_irq_setup_secondary_ciu;
>> @@ -1011,83 +1125,144 @@ static void __init octeon_irq_init_ciu(void)
>> /* Mips internal */
>> octeon_irq_init_core();
>>
>> + gpio_node = of_find_compatible_node(NULL, NULL, "cavium,octeon-3860-gpio");
>> + ciu_node = of_find_compatible_node(NULL, NULL, "cavium,octeon-3860-ciu");
>> + /* gpio domain host_data is the base hwirq number. */
>> + gpio_domain = irq_domain_add_linear(gpio_node, 16,&octeon_irq_domain_gpio_ops, (void *)16);
>
> It would be better to define a struct here rather than casting a data
> value to a ptr.
You mean allocate storage for the data somewhere and then pass a pointer
to it?
If so, I could, but it would just be adding code and data size just to
satisfy some coding style thing...
Or do you want a union of the pointer and my int? That would use the
same amount of storage, but add more source code to gain what?
[...]
>> + octeon_irq_set_ciu_mapping(OCTEON_IRQ_PEM0, 1, 48,
>> + ciu_domain, chip, handle_level_irq);
>> + octeon_irq_set_ciu_mapping(OCTEON_IRQ_PEM1, 1, 49,
>> + ciu_domain, chip, handle_level_irq);
>> + octeon_irq_set_ciu_mapping(OCTEON_IRQ_SRIO0, 1, 50,
>> + ciu_domain, chip, handle_level_irq);
>> + octeon_irq_set_ciu_mapping(OCTEON_IRQ_SRIO1, 1, 51,
>> + ciu_domain, chip, handle_level_irq);
>> + octeon_irq_set_ciu_mapping(OCTEON_IRQ_LMC0, 1, 52,
>> + ciu_domain, chip, handle_level_irq);
>> + octeon_irq_set_ciu_mapping(OCTEON_IRQ_DFM, 1, 56,
>> + ciu_domain, chip, handle_level_irq);
>> + octeon_irq_set_ciu_mapping(OCTEON_IRQ_RST, 1, 63,
>> + ciu_domain, chip, handle_level_irq);
>>
>
> Can all these calls be moved into the .map function somehow?
>
No, the non-OF code using the OCTEON_IRQ_* symbols doesn't use
irq_domain, so the .map function would never be used.
> edge vs. level should be driven by dts.
>
We may have to disagree on this point. Because:
1) edge vs. level can be accurately probed, as we do here.
2) The dts doesnt contain the information.
David Daney
next prev parent reply other threads:[~2012-03-02 18:04 UTC|newest]
Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top
2012-03-01 0:56 [PATCH v6 0/5] MIPS: Octeon: Use Device Tree David Daney
2012-03-01 0:56 ` [PATCH v6 1/5] MIPS: Octeon: Add device tree source files David Daney
2012-03-01 0:56 ` [PATCH v6 2/5] MIPS: Don't define early_init_devtree() and device_tree_init() in prom.c for CPU_CAVIUM_OCTEON David Daney
2012-03-01 0:56 ` David Daney
2012-03-01 0:57 ` [PATCH v6 3/5] MIPS: Octeon: Add irq handlers for GPIO interrupts David Daney
2012-03-01 0:57 ` [PATCH v6 4/5] MIPS: Octeon: Setup irq_domains for interrupts David Daney
2012-03-02 14:22 ` Rob Herring
2012-03-02 18:03 ` David Daney [this message]
2012-03-02 19:07 ` Grant Likely
2012-03-02 19:29 ` David Daney
2012-03-03 19:35 ` Rob Herring
2012-03-03 19:35 ` Rob Herring
2012-03-04 5:09 ` David Daney
2012-03-04 5:09 ` David Daney
2012-03-09 5:57 ` Grant Likely
2012-03-09 18:45 ` David Daney
2012-03-09 21:07 ` Rob Herring
2012-03-10 0:08 ` David Daney
2012-03-10 16:20 ` Rob Herring
2012-03-10 16:20 ` Rob Herring
2012-03-03 19:38 ` Rob Herring
2012-03-04 5:41 ` David Daney
2012-03-02 19:02 ` Grant Likely
2012-03-01 0:57 ` [PATCH v6 5/5] MIPS: Octeon: Initialize and fixup device tree David Daney
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=4F510B8E.3070201@cavium.com \
--to=david.daney@cavium.com \
--cc=ddaney.cavm@gmail.com \
--cc=devicetree-discuss@lists.ozlabs.org \
--cc=grant.likely@secretlab.ca \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mips@linux-mips.org \
--cc=ralf@linux-mips.org \
--cc=rob.herring@calxeda.com \
--cc=robherring2@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.