diff for duplicates of <4F5E3F63.5080506@wwwdotorg.org> diff --git a/a/1.txt b/N1/1.txt index 41ef124..8740619 100644 --- a/a/1.txt +++ b/N1/1.txt @@ -1,5 +1,5 @@ On 03/06/2012 03:03 AM, Linus Walleij wrote: -> On Tue, Mar 6, 2012 at 1:22 AM, Stephen Warren <swarren-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org> wrote: +> On Tue, Mar 6, 2012 at 1:22 AM, Stephen Warren <swarren@nvidia.com> wrote: > >> Per recent updates to Documentation/gpio.txt, gpiolib drivers should >> inform pinctrl when a GPIO is requested. pinctrl then marks that pin as @@ -14,10 +14,10 @@ On 03/06/2012 03:03 AM, Linus Walleij wrote: >> for the mux function and one for GPIO usage. Finally, allow those two >> ownerships to exist in parallel. >> ->> Signed-off-by: Stephen Warren <swarren-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org> +>> Signed-off-by: Stephen Warren <swarren@nvidia.com> > > Good, and 100% in accordance with earlier discussions. -> Acked-by: Linus Walleij <linus.walleij-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org> +> Acked-by: Linus Walleij <linus.walleij@linaro.org> Linus, now that Grant has ack'd and applied the documentation change behind this, could you take this one patch into the pinctrl tree. I diff --git a/a/content_digest b/N1/content_digest index 67a7e73..0ecb36b 100644 --- a/a/content_digest +++ b/N1/content_digest @@ -1,24 +1,14 @@ "ref\01330993336-9538-1-git-send-email-swarren@nvidia.com\0" "ref\01330993336-9538-2-git-send-email-swarren@nvidia.com\0" "ref\0CACRpkdYdSaNsrr34o2Cc4vS12ee9oY7FG0pxB92mefHZKwdEpA@mail.gmail.com\0" - "ref\0CACRpkdYdSaNsrr34o2Cc4vS12ee9oY7FG0pxB92mefHZKwdEpA-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org\0" - "From\0Stephen Warren <swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>\0" - "Subject\0Re: [PATCH V2 2/3] pinctrl: allow concurrent gpio and mux function ownership of pins\0" + "From\0swarren@wwwdotorg.org (Stephen Warren)\0" + "Subject\0[PATCH V2 2/3] pinctrl: allow concurrent gpio and mux function ownership of pins\0" "Date\0Mon, 12 Mar 2012 12:24:35 -0600\0" - "To\0Linus Walleij <linus.walleij-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>" - " Olof Johansson <olof-nZhT3qVonbNeoWH0uzbU5w@public.gmane.org>\0" - "Cc\0Stephen Warren <swarren-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>" - Linus Walleij <linus.walleij-0IS4wlFg1OjSUeElwK9/Pw@public.gmane.org> - Grant Likely <grant.likely-s3s/WqlpOiPyB63q8FvJNQ@public.gmane.org> - Colin Cross <ccross-z5hGa2qSFaRBDgjK7y7TUQ@public.gmane.org> - Russell King <linux-lFZ/pmaqli7XmaaqVzeoHQ@public.gmane.org> - linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org - linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org - " linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\0" + "To\0linux-arm-kernel@lists.infradead.org\0" "\00:1\0" "b\0" "On 03/06/2012 03:03 AM, Linus Walleij wrote:\n" - "> On Tue, Mar 6, 2012 at 1:22 AM, Stephen Warren <swarren-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org> wrote:\n" + "> On Tue, Mar 6, 2012 at 1:22 AM, Stephen Warren <swarren@nvidia.com> wrote:\n" "> \n" ">> Per recent updates to Documentation/gpio.txt, gpiolib drivers should\n" ">> inform pinctrl when a GPIO is requested. pinctrl then marks that pin as\n" @@ -33,10 +23,10 @@ ">> for the mux function and one for GPIO usage. Finally, allow those two\n" ">> ownerships to exist in parallel.\n" ">>\n" - ">> Signed-off-by: Stephen Warren <swarren-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>\n" + ">> Signed-off-by: Stephen Warren <swarren@nvidia.com>\n" "> \n" "> Good, and 100% in accordance with earlier discussions.\n" - "> Acked-by: Linus Walleij <linus.walleij-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>\n" + "> Acked-by: Linus Walleij <linus.walleij@linaro.org>\n" "\n" "Linus, now that Grant has ack'd and applied the documentation change\n" "behind this, could you take this one patch into the pinctrl tree. I\n" @@ -52,4 +42,4 @@ "\n" Thanks. -9329a22e784c0b4219d201a84ecb12ae8b9b6dda3420ee9b8743391a0fbb4090 +1eec60e88a3eeedeeead60b8574b7af34aadb0d50e5f1be01bdcfe2d4f9afa16
diff --git a/a/1.txt b/N2/1.txt index 41ef124..8740619 100644 --- a/a/1.txt +++ b/N2/1.txt @@ -1,5 +1,5 @@ On 03/06/2012 03:03 AM, Linus Walleij wrote: -> On Tue, Mar 6, 2012 at 1:22 AM, Stephen Warren <swarren-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org> wrote: +> On Tue, Mar 6, 2012 at 1:22 AM, Stephen Warren <swarren@nvidia.com> wrote: > >> Per recent updates to Documentation/gpio.txt, gpiolib drivers should >> inform pinctrl when a GPIO is requested. pinctrl then marks that pin as @@ -14,10 +14,10 @@ On 03/06/2012 03:03 AM, Linus Walleij wrote: >> for the mux function and one for GPIO usage. Finally, allow those two >> ownerships to exist in parallel. >> ->> Signed-off-by: Stephen Warren <swarren-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org> +>> Signed-off-by: Stephen Warren <swarren@nvidia.com> > > Good, and 100% in accordance with earlier discussions. -> Acked-by: Linus Walleij <linus.walleij-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org> +> Acked-by: Linus Walleij <linus.walleij@linaro.org> Linus, now that Grant has ack'd and applied the documentation change behind this, could you take this one patch into the pinctrl tree. I diff --git a/a/content_digest b/N2/content_digest index 67a7e73..b75f76a 100644 --- a/a/content_digest +++ b/N2/content_digest @@ -1,24 +1,23 @@ "ref\01330993336-9538-1-git-send-email-swarren@nvidia.com\0" "ref\01330993336-9538-2-git-send-email-swarren@nvidia.com\0" "ref\0CACRpkdYdSaNsrr34o2Cc4vS12ee9oY7FG0pxB92mefHZKwdEpA@mail.gmail.com\0" - "ref\0CACRpkdYdSaNsrr34o2Cc4vS12ee9oY7FG0pxB92mefHZKwdEpA-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org\0" - "From\0Stephen Warren <swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>\0" + "From\0Stephen Warren <swarren@wwwdotorg.org>\0" "Subject\0Re: [PATCH V2 2/3] pinctrl: allow concurrent gpio and mux function ownership of pins\0" "Date\0Mon, 12 Mar 2012 12:24:35 -0600\0" - "To\0Linus Walleij <linus.walleij-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>" - " Olof Johansson <olof-nZhT3qVonbNeoWH0uzbU5w@public.gmane.org>\0" - "Cc\0Stephen Warren <swarren-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>" - Linus Walleij <linus.walleij-0IS4wlFg1OjSUeElwK9/Pw@public.gmane.org> - Grant Likely <grant.likely-s3s/WqlpOiPyB63q8FvJNQ@public.gmane.org> - Colin Cross <ccross-z5hGa2qSFaRBDgjK7y7TUQ@public.gmane.org> - Russell King <linux-lFZ/pmaqli7XmaaqVzeoHQ@public.gmane.org> - linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org - linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org - " linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\0" + "To\0Linus Walleij <linus.walleij@linaro.org>" + " Olof Johansson <olof@lixom.net>\0" + "Cc\0Stephen Warren <swarren@nvidia.com>" + Linus Walleij <linus.walleij@stericsson.com> + Grant Likely <grant.likely@secretlab.ca> + Colin Cross <ccross@android.com> + Russell King <linux@arm.linux.org.uk> + linux-kernel@vger.kernel.org + linux-arm-kernel@lists.infradead.org + " linux-tegra@vger.kernel.org\0" "\00:1\0" "b\0" "On 03/06/2012 03:03 AM, Linus Walleij wrote:\n" - "> On Tue, Mar 6, 2012 at 1:22 AM, Stephen Warren <swarren-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org> wrote:\n" + "> On Tue, Mar 6, 2012 at 1:22 AM, Stephen Warren <swarren@nvidia.com> wrote:\n" "> \n" ">> Per recent updates to Documentation/gpio.txt, gpiolib drivers should\n" ">> inform pinctrl when a GPIO is requested. pinctrl then marks that pin as\n" @@ -33,10 +32,10 @@ ">> for the mux function and one for GPIO usage. Finally, allow those two\n" ">> ownerships to exist in parallel.\n" ">>\n" - ">> Signed-off-by: Stephen Warren <swarren-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>\n" + ">> Signed-off-by: Stephen Warren <swarren@nvidia.com>\n" "> \n" "> Good, and 100% in accordance with earlier discussions.\n" - "> Acked-by: Linus Walleij <linus.walleij-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>\n" + "> Acked-by: Linus Walleij <linus.walleij@linaro.org>\n" "\n" "Linus, now that Grant has ack'd and applied the documentation change\n" "behind this, could you take this one patch into the pinctrl tree. I\n" @@ -52,4 +51,4 @@ "\n" Thanks. -9329a22e784c0b4219d201a84ecb12ae8b9b6dda3420ee9b8743391a0fbb4090 +6d329055e46e7468a5d47641fae57d937ac4452b839517fdb33bf5b6d75ee8b8
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.