All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <4F7C9893.1030704@wwwdotorg.org>

diff --git a/a/1.txt b/N1/1.txt
index e26346d..b484959 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -1,6 +1,6 @@
 On 04/04/2012 11:57 AM, Olof Johansson wrote:
 > On Fri, Mar 30, 2012 at 04:59:56PM -0600, Stephen Warren wrote:
->> From: Stephen Warren <swarren-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
+>> From: Stephen Warren <swarren@nvidia.com>
 >>
 >> Tegra20 and Tegra30 share the same register layout within registers, but
 >> the addresses of the registers is a little different. Fix the driver to
diff --git a/a/content_digest b/N1/content_digest
index 1608479..0d9c115 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -1,21 +1,15 @@
  "ref\01333148404-17691-1-git-send-email-swarren@wwwdotorg.org\0"
  "ref\01333148404-17691-4-git-send-email-swarren@wwwdotorg.org\0"
  "ref\020120404175722.GC29919@quad.lixom.net\0"
- "ref\020120404175722.GC29919-O5ziIzlqnXUVNXGz7ipsyg@public.gmane.org\0"
- "From\0Stephen Warren <swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>\0"
- "Subject\0Re: [PATCH 03/11] gpio: tegra: fix register address calculations for Tegra30\0"
+ "From\0swarren@wwwdotorg.org (Stephen Warren)\0"
+ "Subject\0[PATCH 03/11] gpio: tegra: fix register address calculations for Tegra30\0"
  "Date\0Wed, 04 Apr 2012 12:53:07 -0600\0"
- "To\0Olof Johansson <olof-nZhT3qVonbNeoWH0uzbU5w@public.gmane.org>\0"
- "Cc\0Colin Cross <ccross-z5hGa2qSFaRBDgjK7y7TUQ@public.gmane.org>"
-  Linus Walleij <linus.walleij-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org>
-  linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
-  linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org
- " Stephen Warren <swarren-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>\0"
+ "To\0linux-arm-kernel@lists.infradead.org\0"
  "\00:1\0"
  "b\0"
  "On 04/04/2012 11:57 AM, Olof Johansson wrote:\n"
  "> On Fri, Mar 30, 2012 at 04:59:56PM -0600, Stephen Warren wrote:\n"
- ">> From: Stephen Warren <swarren-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>\n"
+ ">> From: Stephen Warren <swarren@nvidia.com>\n"
  ">>\n"
  ">> Tegra20 and Tegra30 share the same register layout within registers, but\n"
  ">> the addresses of the registers is a little different. Fix the driver to\n"
@@ -56,4 +50,4 @@
  "I believe the Tegra30 register layout is applicable to future chips if\n"
  it matters.
 
-7fedf820aec4cd980e5d0bf162857e132d8b137ccf1685bde9340b8c0ca46dff
+3ee9d30d67cf5e2593be0cfc9b7682dd1b3072efaf27d943ee9f7aa479a2363e

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.