From: Andrew Cooper <andrew.cooper3@citrix.com>
To: Jan Beulich <JBeulich@suse.com>
Cc: Andre Przywara <andre.przywara@amd.com>,
Christoph Egger <christoph.egger@amd.com>,
"Keir (Xen.org)" <keir@xen.org>,
Eddie Dong <eddie.dong@intel.com>,
"xen-devel@lists.xen.org" <xen-devel@lists.xen.org>,
Wei Wang <wei.wang2@amd.com>,
"xiantao.zhang@intel.com" <xiantao.zhang@intel.com>
Subject: Re: Other PCI devices to mark mark as read-only for dom0
Date: Fri, 22 Jun 2012 11:08:04 +0100 [thread overview]
Message-ID: <4FE44404.2020702@citrix.com> (raw)
In-Reply-To: <4FE45A64020000780008B570@nat28.tlf.novell.com>
[-- Attachment #1: Type: text/plain, Size: 2532 bytes --]
On 22/06/12 10:43, Jan Beulich wrote:
>>>> On 22.06.12 at 11:04, Andrew Cooper <andrew.cooper3@citrix.com> wrote:
>> Following Jan's infrastructure to mark certain PCI devices as read only,
>> I think it wise to now consider what other PCI devices should really be
>> read only to dom0.
>>
>> My preliminary thoughts include:
>>
>> * PCI serial devices which Xen is configured to use
> But only if they're single-function.
Why only single function? Should Xen not turn all the functions it is
using to read-only ?
>
>> * Chipset devices (AMD IOMMU covered by previous patch)
>> * Cpu information
> What are you thinking of here specifically.
See attached lspci from a new sandybridge machine we have gained. Quite
a lot of that looks rather dangerous for dom0 to play around with.
>
>> Are there any others I have overlooked, or reasons that dom0 should be
>> able to write to these areas?
>>
>> On a related note, should there be a mechanism for dom0 to determine
>> which PCI configuration areas are read only to itself?
> Perhaps, but that's not the only thing to deal with here. As
> said previously, when we want to add devices with active BARs
> here (luckily Wei confirmed that AMD IOMMUs have none),
> Dom0 trying to re-configure them would get us into problems.
> The issue exists today, but could become worse when we
> disallow the updates (as that could lead to two devices sharing
> resources they shouldn't share, whereas today a device in use
> by Xen and getting re-assigned its resources would merely stop
> working).
>
> Jan
>
It is certainly not an easy problem, and perhaps I am needlessly
complicating the issue.
It occurs that we have 3 possible directions to fix this issue.
1) Continue the current method of fixing things up after they break,
which can cause a hassle for a user encountering the issue.
2) Mark as RO and provide an explicit hypercall interface to remap
BARs. I don't know how well this would go with upstream Linux.
3) Extend current infrastructure to be able to tell when a write is
affecting the BARs and permit them. This seems like the best option
going forward, but might be quite hard to implement.
I guess the real question is whether we should continue reactively
fixing problems, or start protectively fixing the root cause. My gut
feeling is that we are going to start seeing more and more devices on
the PCI bus which Xen should be using, rather than dom0.
--
Andrew Cooper - Dom0 Kernel Engineer, Citrix XenServer
T: +44 (0)1223 225 900, http://www.citrix.com
[-- Attachment #2: sandybridge-lspci-tv.log --]
[-- Type: text/x-log, Size: 19470 bytes --]
-+-[0000:ff]-+-08.0 Intel Corporation Sandy Bridge QPI Link 0
| +-09.0 Intel Corporation Sandy Bridge QPI Link 1
| +-0a.0 Intel Corporation Sandy Bridge Power Control Unit 0
| +-0a.1 Intel Corporation Sandy Bridge Power Control Unit 1
| +-0a.2 Intel Corporation Sandy Bridge Power Control Unit 2
| +-0a.3 Intel Corporation Sandy Bridge Power Control Unit 3
| +-0b.0 Intel Corporation Sandy Bridge Interrupt Control Registers
| +-0b.3 Intel Corporation Sandy Bridge Semaphore and Scratchpad Configuration Registers
| +-0c.0 Intel Corporation Sandy Bridge Unicast Register 0
| +-0c.1 Intel Corporation Sandy Bridge Unicast Register 0
| +-0c.2 Intel Corporation Sandy Bridge Unicast Register 0
| +-0c.3 Intel Corporation Sandy Bridge Unicast Register 0
| +-0c.6 Intel Corporation Sandy Bridge Integrated Memory Controller System Address Decoder 0
| +-0c.7 Intel Corporation Sandy Bridge System Address Decoder
| +-0d.0 Intel Corporation Sandy Bridge Unicast Register 0
| +-0d.1 Intel Corporation Sandy Bridge Unicast Register 0
| +-0d.2 Intel Corporation Sandy Bridge Unicast Register 0
| +-0d.3 Intel Corporation Sandy Bridge Unicast Register 0
| +-0d.6 Intel Corporation Sandy Bridge Integrated Memory Controller System Address Decoder 1
| +-0e.0 Intel Corporation Sandy Bridge Processor Home Agent
| +-0e.1 Intel Corporation Sandy Bridge Processor Home Agent Performance Monitoring
| +-0f.0 Intel Corporation Sandy Bridge Integrated Memory Controller Registers
| +-0f.1 Intel Corporation Sandy Bridge Integrated Memory Controller RAS Registers
| +-0f.2 Intel Corporation Sandy Bridge Integrated Memory Controller Target Address Decoder 0
| +-0f.3 Intel Corporation Sandy Bridge Integrated Memory Controller Target Address Decoder 1
| +-0f.4 Intel Corporation Sandy Bridge Integrated Memory Controller Target Address Decoder 2
| +-0f.5 Intel Corporation Sandy Bridge Integrated Memory Controller Target Address Decoder 3
| +-0f.6 Intel Corporation Sandy Bridge Integrated Memory Controller Target Address Decoder 4
| +-10.0 Intel Corporation Sandy Bridge Integrated Memory Controller Channel 0-3 Thermal Control 0
| +-10.1 Intel Corporation Sandy Bridge Integrated Memory Controller Channel 0-3 Thermal Control 1
| +-10.2 Intel Corporation Sandy Bridge Integrated Memory Controller ERROR Registers 0
| +-10.3 Intel Corporation Sandy Bridge Integrated Memory Controller ERROR Registers 1
| +-10.4 Intel Corporation Sandy Bridge Integrated Memory Controller Channel 0-3 Thermal Control 2
| +-10.5 Intel Corporation Sandy Bridge Integrated Memory Controller Channel 0-3 Thermal Control 3
| +-10.6 Intel Corporation Sandy Bridge Integrated Memory Controller ERROR Registers 2
| +-10.7 Intel Corporation Sandy Bridge Integrated Memory Controller ERROR Registers 3
| +-11.0 Intel Corporation Sandy Bridge DDRIO
| +-13.0 Intel Corporation Sandy Bridge R2PCIe
| +-13.1 Intel Corporation Sandy Bridge Ring to PCI Express Performance Monitor
| +-13.4 Intel Corporation Sandy Bridge QuickPath Interconnect Agent Ring Registers
| +-13.5 Intel Corporation Sandy Bridge Ring to QuickPath Interconnect Link 0 Performance Monitor
| \-13.6 Intel Corporation Sandy Bridge Ring to QuickPath Interconnect Link 1 Performance Monitor
+-[0000:c0]-+-02.0-[c1]--
| +-03.0-[c2]--
| +-04.0 Intel Corporation Sandy Bridge DMA Channel 0
| +-04.1 Intel Corporation Sandy Bridge DMA Channel 1
| +-04.2 Intel Corporation Sandy Bridge DMA Channel 2
| +-04.3 Intel Corporation Sandy Bridge DMA Channel 3
| +-04.4 Intel Corporation Sandy Bridge DMA Channel 4
| +-04.5 Intel Corporation Sandy Bridge DMA Channel 5
| +-04.6 Intel Corporation Sandy Bridge DMA Channel 6
| +-04.7 Intel Corporation Sandy Bridge DMA Channel 7
| +-05.0 Intel Corporation Sandy Bridge Address Map, VTd_Misc, System Management
| +-05.2 Intel Corporation Sandy Bridge Control Status and Global Errors
| \-05.4 Intel Corporation Sandy Bridge I/O APIC
+-[0000:bf]-+-08.0 Intel Corporation Sandy Bridge QPI Link 0
| +-09.0 Intel Corporation Sandy Bridge QPI Link 1
| +-0a.0 Intel Corporation Sandy Bridge Power Control Unit 0
| +-0a.1 Intel Corporation Sandy Bridge Power Control Unit 1
| +-0a.2 Intel Corporation Sandy Bridge Power Control Unit 2
| +-0a.3 Intel Corporation Sandy Bridge Power Control Unit 3
| +-0b.0 Intel Corporation Sandy Bridge Interrupt Control Registers
| +-0b.3 Intel Corporation Sandy Bridge Semaphore and Scratchpad Configuration Registers
| +-0c.0 Intel Corporation Sandy Bridge Unicast Register 0
| +-0c.1 Intel Corporation Sandy Bridge Unicast Register 0
| +-0c.2 Intel Corporation Sandy Bridge Unicast Register 0
| +-0c.3 Intel Corporation Sandy Bridge Unicast Register 0
| +-0c.6 Intel Corporation Sandy Bridge Integrated Memory Controller System Address Decoder 0
| +-0c.7 Intel Corporation Sandy Bridge System Address Decoder
| +-0d.0 Intel Corporation Sandy Bridge Unicast Register 0
| +-0d.1 Intel Corporation Sandy Bridge Unicast Register 0
| +-0d.2 Intel Corporation Sandy Bridge Unicast Register 0
| +-0d.3 Intel Corporation Sandy Bridge Unicast Register 0
| +-0d.6 Intel Corporation Sandy Bridge Integrated Memory Controller System Address Decoder 1
| +-0e.0 Intel Corporation Sandy Bridge Processor Home Agent
| +-0e.1 Intel Corporation Sandy Bridge Processor Home Agent Performance Monitoring
| +-0f.0 Intel Corporation Sandy Bridge Integrated Memory Controller Registers
| +-0f.1 Intel Corporation Sandy Bridge Integrated Memory Controller RAS Registers
| +-0f.2 Intel Corporation Sandy Bridge Integrated Memory Controller Target Address Decoder 0
| +-0f.3 Intel Corporation Sandy Bridge Integrated Memory Controller Target Address Decoder 1
| +-0f.4 Intel Corporation Sandy Bridge Integrated Memory Controller Target Address Decoder 2
| +-0f.5 Intel Corporation Sandy Bridge Integrated Memory Controller Target Address Decoder 3
| +-0f.6 Intel Corporation Sandy Bridge Integrated Memory Controller Target Address Decoder 4
| +-10.0 Intel Corporation Sandy Bridge Integrated Memory Controller Channel 0-3 Thermal Control 0
| +-10.1 Intel Corporation Sandy Bridge Integrated Memory Controller Channel 0-3 Thermal Control 1
| +-10.2 Intel Corporation Sandy Bridge Integrated Memory Controller ERROR Registers 0
| +-10.3 Intel Corporation Sandy Bridge Integrated Memory Controller ERROR Registers 1
| +-10.4 Intel Corporation Sandy Bridge Integrated Memory Controller Channel 0-3 Thermal Control 2
| +-10.5 Intel Corporation Sandy Bridge Integrated Memory Controller Channel 0-3 Thermal Control 3
| +-10.6 Intel Corporation Sandy Bridge Integrated Memory Controller ERROR Registers 2
| +-10.7 Intel Corporation Sandy Bridge Integrated Memory Controller ERROR Registers 3
| +-11.0 Intel Corporation Sandy Bridge DDRIO
| +-13.0 Intel Corporation Sandy Bridge R2PCIe
| +-13.1 Intel Corporation Sandy Bridge Ring to PCI Express Performance Monitor
| +-13.4 Intel Corporation Sandy Bridge QuickPath Interconnect Agent Ring Registers
| +-13.5 Intel Corporation Sandy Bridge Ring to QuickPath Interconnect Link 0 Performance Monitor
| \-13.6 Intel Corporation Sandy Bridge Ring to QuickPath Interconnect Link 1 Performance Monitor
+-[0000:80]-+-02.0-[81]--
| +-03.0-[82]--
| +-04.0 Intel Corporation Sandy Bridge DMA Channel 0
| +-04.1 Intel Corporation Sandy Bridge DMA Channel 1
| +-04.2 Intel Corporation Sandy Bridge DMA Channel 2
| +-04.3 Intel Corporation Sandy Bridge DMA Channel 3
| +-04.4 Intel Corporation Sandy Bridge DMA Channel 4
| +-04.5 Intel Corporation Sandy Bridge DMA Channel 5
| +-04.6 Intel Corporation Sandy Bridge DMA Channel 6
| +-04.7 Intel Corporation Sandy Bridge DMA Channel 7
| +-05.0 Intel Corporation Sandy Bridge Address Map, VTd_Misc, System Management
| +-05.2 Intel Corporation Sandy Bridge Control Status and Global Errors
| \-05.4 Intel Corporation Sandy Bridge I/O APIC
+-[0000:7f]-+-08.0 Intel Corporation Sandy Bridge QPI Link 0
| +-09.0 Intel Corporation Sandy Bridge QPI Link 1
| +-0a.0 Intel Corporation Sandy Bridge Power Control Unit 0
| +-0a.1 Intel Corporation Sandy Bridge Power Control Unit 1
| +-0a.2 Intel Corporation Sandy Bridge Power Control Unit 2
| +-0a.3 Intel Corporation Sandy Bridge Power Control Unit 3
| +-0b.0 Intel Corporation Sandy Bridge Interrupt Control Registers
| +-0b.3 Intel Corporation Sandy Bridge Semaphore and Scratchpad Configuration Registers
| +-0c.0 Intel Corporation Sandy Bridge Unicast Register 0
| +-0c.1 Intel Corporation Sandy Bridge Unicast Register 0
| +-0c.2 Intel Corporation Sandy Bridge Unicast Register 0
| +-0c.3 Intel Corporation Sandy Bridge Unicast Register 0
| +-0c.6 Intel Corporation Sandy Bridge Integrated Memory Controller System Address Decoder 0
| +-0c.7 Intel Corporation Sandy Bridge System Address Decoder
| +-0d.0 Intel Corporation Sandy Bridge Unicast Register 0
| +-0d.1 Intel Corporation Sandy Bridge Unicast Register 0
| +-0d.2 Intel Corporation Sandy Bridge Unicast Register 0
| +-0d.3 Intel Corporation Sandy Bridge Unicast Register 0
| +-0d.6 Intel Corporation Sandy Bridge Integrated Memory Controller System Address Decoder 1
| +-0e.0 Intel Corporation Sandy Bridge Processor Home Agent
| +-0e.1 Intel Corporation Sandy Bridge Processor Home Agent Performance Monitoring
| +-0f.0 Intel Corporation Sandy Bridge Integrated Memory Controller Registers
| +-0f.1 Intel Corporation Sandy Bridge Integrated Memory Controller RAS Registers
| +-0f.2 Intel Corporation Sandy Bridge Integrated Memory Controller Target Address Decoder 0
| +-0f.3 Intel Corporation Sandy Bridge Integrated Memory Controller Target Address Decoder 1
| +-0f.4 Intel Corporation Sandy Bridge Integrated Memory Controller Target Address Decoder 2
| +-0f.5 Intel Corporation Sandy Bridge Integrated Memory Controller Target Address Decoder 3
| +-0f.6 Intel Corporation Sandy Bridge Integrated Memory Controller Target Address Decoder 4
| +-10.0 Intel Corporation Sandy Bridge Integrated Memory Controller Channel 0-3 Thermal Control 0
| +-10.1 Intel Corporation Sandy Bridge Integrated Memory Controller Channel 0-3 Thermal Control 1
| +-10.2 Intel Corporation Sandy Bridge Integrated Memory Controller ERROR Registers 0
| +-10.3 Intel Corporation Sandy Bridge Integrated Memory Controller ERROR Registers 1
| +-10.4 Intel Corporation Sandy Bridge Integrated Memory Controller Channel 0-3 Thermal Control 2
| +-10.5 Intel Corporation Sandy Bridge Integrated Memory Controller Channel 0-3 Thermal Control 3
| +-10.6 Intel Corporation Sandy Bridge Integrated Memory Controller ERROR Registers 2
| +-10.7 Intel Corporation Sandy Bridge Integrated Memory Controller ERROR Registers 3
| +-11.0 Intel Corporation Sandy Bridge DDRIO
| +-13.0 Intel Corporation Sandy Bridge R2PCIe
| +-13.1 Intel Corporation Sandy Bridge Ring to PCI Express Performance Monitor
| +-13.4 Intel Corporation Sandy Bridge QuickPath Interconnect Agent Ring Registers
| +-13.5 Intel Corporation Sandy Bridge Ring to QuickPath Interconnect Link 0 Performance Monitor
| \-13.6 Intel Corporation Sandy Bridge Ring to QuickPath Interconnect Link 1 Performance Monitor
+-[0000:40]-+-01.0-[41]--
| +-02.0-[42]--
| +-04.0 Intel Corporation Sandy Bridge DMA Channel 0
| +-04.1 Intel Corporation Sandy Bridge DMA Channel 1
| +-04.2 Intel Corporation Sandy Bridge DMA Channel 2
| +-04.3 Intel Corporation Sandy Bridge DMA Channel 3
| +-04.4 Intel Corporation Sandy Bridge DMA Channel 4
| +-04.5 Intel Corporation Sandy Bridge DMA Channel 5
| +-04.6 Intel Corporation Sandy Bridge DMA Channel 6
| +-04.7 Intel Corporation Sandy Bridge DMA Channel 7
| +-05.0 Intel Corporation Sandy Bridge Address Map, VTd_Misc, System Management
| +-05.2 Intel Corporation Sandy Bridge Control Status and Global Errors
| \-05.4 Intel Corporation Sandy Bridge I/O APIC
+-[0000:3f]-+-08.0 Intel Corporation Sandy Bridge QPI Link 0
| +-09.0 Intel Corporation Sandy Bridge QPI Link 1
| +-0a.0 Intel Corporation Sandy Bridge Power Control Unit 0
| +-0a.1 Intel Corporation Sandy Bridge Power Control Unit 1
| +-0a.2 Intel Corporation Sandy Bridge Power Control Unit 2
| +-0a.3 Intel Corporation Sandy Bridge Power Control Unit 3
| +-0b.0 Intel Corporation Sandy Bridge Interrupt Control Registers
| +-0b.3 Intel Corporation Sandy Bridge Semaphore and Scratchpad Configuration Registers
| +-0c.0 Intel Corporation Sandy Bridge Unicast Register 0
| +-0c.1 Intel Corporation Sandy Bridge Unicast Register 0
| +-0c.2 Intel Corporation Sandy Bridge Unicast Register 0
| +-0c.3 Intel Corporation Sandy Bridge Unicast Register 0
| +-0c.6 Intel Corporation Sandy Bridge Integrated Memory Controller System Address Decoder 0
| +-0c.7 Intel Corporation Sandy Bridge System Address Decoder
| +-0d.0 Intel Corporation Sandy Bridge Unicast Register 0
| +-0d.1 Intel Corporation Sandy Bridge Unicast Register 0
| +-0d.2 Intel Corporation Sandy Bridge Unicast Register 0
| +-0d.3 Intel Corporation Sandy Bridge Unicast Register 0
| +-0d.6 Intel Corporation Sandy Bridge Integrated Memory Controller System Address Decoder 1
| +-0e.0 Intel Corporation Sandy Bridge Processor Home Agent
| +-0e.1 Intel Corporation Sandy Bridge Processor Home Agent Performance Monitoring
| +-0f.0 Intel Corporation Sandy Bridge Integrated Memory Controller Registers
| +-0f.1 Intel Corporation Sandy Bridge Integrated Memory Controller RAS Registers
| +-0f.2 Intel Corporation Sandy Bridge Integrated Memory Controller Target Address Decoder 0
| +-0f.3 Intel Corporation Sandy Bridge Integrated Memory Controller Target Address Decoder 1
| +-0f.4 Intel Corporation Sandy Bridge Integrated Memory Controller Target Address Decoder 2
| +-0f.5 Intel Corporation Sandy Bridge Integrated Memory Controller Target Address Decoder 3
| +-0f.6 Intel Corporation Sandy Bridge Integrated Memory Controller Target Address Decoder 4
| +-10.0 Intel Corporation Sandy Bridge Integrated Memory Controller Channel 0-3 Thermal Control 0
| +-10.1 Intel Corporation Sandy Bridge Integrated Memory Controller Channel 0-3 Thermal Control 1
| +-10.2 Intel Corporation Sandy Bridge Integrated Memory Controller ERROR Registers 0
| +-10.3 Intel Corporation Sandy Bridge Integrated Memory Controller ERROR Registers 1
| +-10.4 Intel Corporation Sandy Bridge Integrated Memory Controller Channel 0-3 Thermal Control 2
| +-10.5 Intel Corporation Sandy Bridge Integrated Memory Controller Channel 0-3 Thermal Control 3
| +-10.6 Intel Corporation Sandy Bridge Integrated Memory Controller ERROR Registers 2
| +-10.7 Intel Corporation Sandy Bridge Integrated Memory Controller ERROR Registers 3
| +-11.0 Intel Corporation Sandy Bridge DDRIO
| +-13.0 Intel Corporation Sandy Bridge R2PCIe
| +-13.1 Intel Corporation Sandy Bridge Ring to PCI Express Performance Monitor
| +-13.4 Intel Corporation Sandy Bridge QuickPath Interconnect Agent Ring Registers
| +-13.5 Intel Corporation Sandy Bridge Ring to QuickPath Interconnect Link 0 Performance Monitor
| \-13.6 Intel Corporation Sandy Bridge Ring to QuickPath Interconnect Link 1 Performance Monitor
\-[0000:00]-+-00.0 Intel Corporation Sandy Bridge DMI2
+-01.0-[01-03]----00.0-[02-03]----08.0-[03]--+-00.0 Intel Corporation Patsburg Dual 4-Port SATA/SAS Storage Control Unit
| +-00.3 Intel Corporation Patsburg SMBus Controller 0
| +-00.4 Intel Corporation Patsburg SMBus Controller 1
| \-00.5 Intel Corporation Patsburg SMBus Controller 2
+-02.0-[04]--
+-03.0-[05]--
+-03.2-[06-07]--+-00.0 Intel Corporation Ethernet Controller 10 Gigabit X540-AT2
| \-00.1 Intel Corporation Ethernet Controller 10 Gigabit X540-AT2
+-04.0 Intel Corporation Sandy Bridge DMA Channel 0
+-04.1 Intel Corporation Sandy Bridge DMA Channel 1
+-04.2 Intel Corporation Sandy Bridge DMA Channel 2
+-04.3 Intel Corporation Sandy Bridge DMA Channel 3
+-04.4 Intel Corporation Sandy Bridge DMA Channel 4
+-04.5 Intel Corporation Sandy Bridge DMA Channel 5
+-04.6 Intel Corporation Sandy Bridge DMA Channel 6
+-04.7 Intel Corporation Sandy Bridge DMA Channel 7
+-05.0 Intel Corporation Sandy Bridge Address Map, VTd_Misc, System Management
+-05.2 Intel Corporation Sandy Bridge Control Status and Global Errors
+-05.4 Intel Corporation Sandy Bridge I/O APIC
+-16.0 Intel Corporation Patsburg MEI Controller #1
+-16.1 Intel Corporation Patsburg MEI Controller #2
+-1a.0 Intel Corporation Patsburg USB2 Enhanced Host Controller #2
+-1c.0-[08]--
+-1c.7-[09]----00.0 Matrox Graphics, Inc. MGA G200e [Pilot] ServerEngines (SEP1)
+-1d.0 Intel Corporation Patsburg USB2 Enhanced Host Controller #1
+-1e.0-[0a]--
+-1f.0 Intel Corporation Patsburg LPC Controller
+-1f.2 Intel Corporation Patsburg 6-Port SATA AHCI Controller
\-1f.3 Intel Corporation Patsburg SMBus Host Controller
[-- Attachment #3: Type: text/plain, Size: 126 bytes --]
_______________________________________________
Xen-devel mailing list
Xen-devel@lists.xen.org
http://lists.xen.org/xen-devel
next prev parent reply other threads:[~2012-06-22 10:08 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2012-06-22 9:04 Other PCI devices to mark mark as read-only for dom0 Andrew Cooper
2012-06-22 9:24 ` Sander Eikelenboom
2012-06-22 10:11 ` Andrew Cooper
2012-06-22 9:43 ` Jan Beulich
2012-06-22 10:08 ` Andrew Cooper [this message]
2012-06-22 11:23 ` Jan Beulich
2012-06-22 12:06 ` Andrew Cooper
2012-06-22 12:20 ` Jan Beulich
2012-06-22 12:30 ` Andrew Cooper
2012-06-22 11:30 ` Jan Beulich
2012-06-22 12:27 ` Andrew Cooper
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=4FE44404.2020702@citrix.com \
--to=andrew.cooper3@citrix.com \
--cc=JBeulich@suse.com \
--cc=andre.przywara@amd.com \
--cc=christoph.egger@amd.com \
--cc=eddie.dong@intel.com \
--cc=keir@xen.org \
--cc=wei.wang2@amd.com \
--cc=xen-devel@lists.xen.org \
--cc=xiantao.zhang@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.