From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from bombadil.infradead.org (bombadil.infradead.org [198.137.202.133]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.lore.kernel.org (Postfix) with ESMTPS id 930BAC25B76 for ; Tue, 11 Jun 2024 13:12:41 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lists.infradead.org; s=bombadil.20210309; h=Sender:Content-Type: Content-Transfer-Encoding:List-Subscribe:List-Help:List-Post:List-Archive: List-Unsubscribe:List-Id:In-Reply-To:From:References:CC:To:Subject: MIME-Version:Date:Message-ID:Reply-To:Content-ID:Content-Description: Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID: List-Owner; bh=28h0tmUQ8L+8FPVQVmlrSBInpMI5TxmsK/7X7NT42JE=; b=VjBpe1UfDljjNA 9XWuwBXr0jlNPXq6hicPTeMbVCR53/BfivJdXjUcNBk9Wm0DzBswCH3wW+7OtTu07v3h4VyxjIeoh 1m7Re60bTco9iL/yX5gHXrjBRRN0FoRBveDwo09n5ymT2vSyj7H3HapctJM/D9dmgmmtn6WZSmKy1 gmjcSXKs13D1F9G3BxSFd/Vg7yKxsIn2DRUV2iIAuc1nxyZarJpmon7vpS/RpURYeuuCBVZo/shH6 UWaWoSx8/LM5n2yUXHNRPIc6f6aKzG9hMp4eSPJYpP9vsyNvEYQzrfhNgBfdFrMUK7353KhsGbCrv KaFxoJhyHUVLrth9NAoQ==; Received: from localhost ([::1] helo=bombadil.infradead.org) by bombadil.infradead.org with esmtp (Exim 4.97.1 #2 (Red Hat Linux)) id 1sH1IX-00000008vsH-1IlK; Tue, 11 Jun 2024 13:12:25 +0000 Received: from mickerik.phytec.de ([91.26.50.163]) by bombadil.infradead.org with esmtps (Exim 4.97.1 #2 (Red Hat Linux)) id 1sH1IS-00000008vr4-40gD for linux-arm-kernel@lists.infradead.org; Tue, 11 Jun 2024 13:12:22 +0000 DKIM-Signature: v=1; a=rsa-sha256; d=phytec.de; s=a4; c=relaxed/simple; q=dns/txt; i=@phytec.de; t=1718111528; x=1720703528; h=From:Sender:Reply-To:Subject:Date:Message-ID:To:CC:MIME-Version:Content-Type: Content-Transfer-Encoding:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References:List-Id: List-Help:List-Unsubscribe:List-Subscribe:List-Post:List-Owner:List-Archive; bh=1uyVeCNwdm3i9R+X7AEUciEH3LQi9dhrZKghSZoyxC8=; b=autcCY38H97S1LBqDZ3xhC8kq/YUV7TFGJqjn9+PQd+a5Z9uDyO7c7vE2dHrALku fK2VyTcMNyLMxtpEP+Cfz+wqaOM6+wtjzchbJZ6woOkrI05lXapMNL20bZD9gw/a f1isyGFKfxwR35GfDaKhet5Pl74qdWPaet6I+nVjwDo=; X-AuditID: ac14000a-03e52700000021bc-0f-66684d283699 Received: from berlix.phytec.de (Unknown_Domain [172.25.0.12]) (using TLS with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (Client did not present a certificate) by mickerik.phytec.de (PHYTEC Mail Gateway) with SMTP id CD.94.08636.82D48666; Tue, 11 Jun 2024 15:12:08 +0200 (CEST) Received: from [10.0.0.19] (172.25.0.11) by Berlix.phytec.de (172.25.0.12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.6; Tue, 11 Jun 2024 15:12:03 +0200 Message-ID: <4e7dd467-20be-43ce-936d-200ede6d511b@phytec.de> Date: Tue, 11 Jun 2024 15:11:59 +0200 MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v2 0/4] Add overlays to disable optional hardware in k3-am6xx-phycore-som boards To: Vignesh Raghavendra , Nathan Morrisson , , , , , CC: , , , , Wadim Egorov References: <20240528225137.3629698-1-nmorrisson@phytec.com> <4ac40139-eda0-4f6a-8bbe-99110605f91e@ti.com> <33084cb0-95f4-414d-b094-bf704376fd02@phytec.de> Content-Language: en-US From: Daniel Schultz In-Reply-To: <33084cb0-95f4-414d-b094-bf704376fd02@phytec.de> X-Originating-IP: [172.25.0.11] X-ClientProxiedBy: Florix.phytec.de (172.25.0.13) To Berlix.phytec.de (172.25.0.12) X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFprEIsWRmVeSWpSXmKPExsWyRpKBR1fDNyPNYMcHA4s1e88xWcw/co7V Yvnn2ewWL2fdY7PY9Pgaq8XlXXPYLN78OMtk8aFxM5vF/z072C2636lb/D/7gd2B22PTqk42 j81L6j36u1tYPf5cfMfqcfzGdiaPz5vkAtiiuGxSUnMyy1KL9O0SuDKenfnLXnBcvmL38vgG xvuSXYycHBICJhLru18xdjFycQgJLGGS6J8/B8q5xShxdt8tVpAqXgEbiQ3vbrCB2CwCqhJ9 /1ezQcQFJU7OfMICYosKyEvcvzWDvYuRg0NYIE3icp8RyBwRgZ2MEpNuvGAFcZgFVjNKPJiy jB1iw3xGiVkTrjOBdDMLiEvcejIfzGYT0JK4s2UuM8gkTgFbiQ+TEyFKLCQWvznIDmHLSzRv nc0MYgsJKEjM3jaZEeIdeYlp514zQ9ihEkc2rWaawCg8C8mts5Bsm4Vk7CwkYxcwsqxiFMrN TM5OLcrM1ivIqCxJTdZLSd3ECIo3EQauHYx9czwOMTJxMB5ilOBgVhLhPROTnibEm5JYWZVa lB9fVJqTWnyIUZqDRUmcd3VHcKqQQHpiSWp2ampBahFMlomDU6qBsWfzr/meR3sqt030bLaY YPRi+47whjMPKvYnq4hfWL5/84dVP8Nk8gvfPtl7t/narfuV72LfuJevemCy4+85DrdNbzZK GUR5sNjbMOtp9E59svLhq7mXlnezfS52LHDV4YxVfDMta33M8lu32g3uebgdXZ/dV7V7l329 oeet1zO2vdkn1LVmd5ASS3FGoqEWc1FxIgA2f7xBpQIAAA== X-CRM114-Version: 20100106-BlameMichelson ( TRE 0.8.0 (BSD) ) MR-646709E3 X-CRM114-CacheID: sfid-20240611_061221_183617_4DD7B380 X-CRM114-Status: GOOD ( 21.31 ) X-BeenThere: linux-arm-kernel@lists.infradead.org X-Mailman-Version: 2.1.34 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Content-Transfer-Encoding: base64 Content-Type: text/plain; charset="utf-8"; Format="flowed" Sender: "linux-arm-kernel" Errors-To: linux-arm-kernel-bounces+linux-arm-kernel=archiver.kernel.org@lists.infradead.org SGkgVmlnbmVzaCwKCk9uIDEwLjA2LjI0IDEwOjA3LCBXYWRpbSBFZ29yb3Ygd3JvdGU6Cj4gQWRk OiBEYW5pZWwgU2NodWx0ego+Cj4gQW0gMDMuMDYuMjQgdW0gMTk6NDEgc2NocmllYiBWaWduZXNo IFJhZ2hhdmVuZHJhOgo+PiBIaSBOYXRoYW4sCj4+Cj4+IE9uIDI5LzA1LzI0IDA0OjIxLCBOYXRo YW4gTW9ycmlzc29uIHdyb3RlOgo+Pj4gQWRkIHRocmVlIG92ZXJsYXlzIHRvIGRpc2FibGUgdGhl IGV0aCBwaHksIHJ0YywgYW5kIHNwaSBub3IuIFRoZXNlCj4+PiBvdmVybGF5cyB3aWxsIGJlIHVz ZWQgdG8gZGlzYWJsZSBkZXZpY2UgdHJlZSBub2RlcyBmb3IgY29tcG9uZW50cwo+Pj4gdGhhdCBh cmUgb3B0aW9uYWxseSBub3QgcG9wdWxhdGVkLgo+Pj4KPj4+IHYyOgo+Pj4gwqDCoCAtIEFkZCBi dWlsZCB0aW1lIHRlc3RzIGluIG1ha2VmaWxlCj4+Pgo+Pj4gTmF0aGFuIE1vcnJpc3NvbiAoNCk6 Cj4+PiDCoMKgIGFybTY0OiBkdHM6IHRpOiBrMy1hbTY0LXBoeWNvcmUtc29tOiBBZGQgc2VyaWFs X2ZsYXNoIGxhYmVsCj4+Cj4+Cj4+PiDCoMKgIGFybTY0OiBkdHM6IHRpOiBrMy1hbTZ4eC1waHlj b3JlLXNvbTogQWRkIG92ZXJsYXkgdG8gZGlzYWJsZSBldGggcGh5Cj4+PiDCoMKgIGFybTY0OiBk dHM6IHRpOiBrMy1hbTZ4eC1waHljb3JlLXNvbTogQWRkIG92ZXJsYXkgdG8gZGlzYWJsZSBydGMK Pj4+IMKgwqAgYXJtNjQ6IGR0czogdGk6IGszLWFtNnh4LXBoeWNvcmUtc29tOiBBZGQgb3Zlcmxh eSB0byBkaXNhYmwgc3BpIG5vcgo+Pj4KPj4+IMKgIGFyY2gvYXJtNjQvYm9vdC9kdHMvdGkvTWFr ZWZpbGXCoMKgwqDCoMKgwqDCoMKgwqDCoMKgwqDCoMKgIHwgMTcgKysrKysrKysrKysrKysrKysK Pj4+IMKgIC4uLi9ib290L2R0cy90aS9rMy1hbTY0LXBoeWNvcmUtc29tLmR0c2nCoMKgwqDCoMKg IHzCoCAyICstCj4+PiDCoCAuLi4vdGkvazMtYW02eHgtcGh5Y29yZS1kaXNhYmxlLWV0aC1waHku ZHRzb8KgIHwgMTkgCj4+PiArKysrKysrKysrKysrKysrKysrCj4+PiDCoCAuLi4vZHRzL3RpL2sz LWFtNnh4LXBoeWNvcmUtZGlzYWJsZS1ydGMuZHRzb8KgIHwgMTUgKysrKysrKysrKysrKysrCj4+ PiDCoCAuLi4vdGkvazMtYW02eHgtcGh5Y29yZS1kaXNhYmxlLXNwaS1ub3IuZHRzb8KgIHwgMTUg KysrKysrKysrKysrKysrCj4+PiDCoCA1IGZpbGVzIGNoYW5nZWQsIDY3IGluc2VydGlvbnMoKyks IDEgZGVsZXRpb24oLSkKPj4KPj4+IMKgIGNyZWF0ZSBtb2RlIDEwMDY0NCAKPj4+IGFyY2gvYXJt NjQvYm9vdC9kdHMvdGkvazMtYW02eHgtcGh5Y29yZS1kaXNhYmxlLWV0aC1waHkuZHRzbwo+Pj4g wqAgY3JlYXRlIG1vZGUgMTAwNjQ0IAo+Pj4gYXJjaC9hcm02NC9ib290L2R0cy90aS9rMy1hbTZ4 eC1waHljb3JlLWRpc2FibGUtcnRjLmR0c28KPj4+IMKgIGNyZWF0ZSBtb2RlIDEwMDY0NCAKPj4+ IGFyY2gvYXJtNjQvYm9vdC9kdHMvdGkvazMtYW02eHgtcGh5Y29yZS1kaXNhYmxlLXNwaS1ub3Iu ZHRzbwo+Pj4KPj4KPj4gSSBhbSBub3Qgc3VyZSBpZiB0aGlzIGEgY29tbW9uIHByYWN0aWNlIHRv IGhhdmUgb3ZlcmxheXMgdG8gZGlzYWJsZQo+PiBtaXNzaW5nIGNvbXBvbmVudHMgKGF0IGxlYXN0 IEkgZG9udCBzZWUgc3VjaCBkdHNvIGluIGtlcm5lbCkuIEkgd291bGQKPj4gbGlrZSB0byBzZWUg YW4gd2hhdCBEVCBtYWludGFpbmVycyBmZWVsIGFzIHN1Y2ggZHRzb3MgY2FuIGV4cGxvZGUgaW4K Pj4gbnVtYmVycy4KPj4KPj4gSXMgdGhpcyBzb21ldGhpbmcgdGhhdCBVLUJvb3QgY2FuIGRldGVj dCBhbmQgZml4IHVwIGZvciB0aGUgTGludXggRFQ/Cj4+Cj4+IFVucG9wdWxhdGVkIFNQSSBmbGFz aCBhbmQgUlRDIHNob3VsZCBpZGVhbGx5IG5vdCBiZSBhbiBpc3N1ZSBhcyBkcml2ZXJzCj4+IHdv dWxkIGdyYWNlZnVsbHkgZmFpbCBhbGJlaXQgd2l0aCBzb21lIHNvcnQgb2YgZXJyb3IgbXNnLgo+ PiBOb3Qgc28gc3VyZSBhYm91dCBFdGggUEhZcyB0aG91Z2guCj4+Cj4+IEFsc28sIEFyZSB0aGVz ZSBkdHNvJ3MgbXV0dWFsbHkgZXhjbHVzaXZlPyBpZSBjYW4gU29NIGhhdmUgU1BJIGZsYXNoIGJ1 dAo+PiBub3QgUlRDLCBoYXZlIFJUQyBhbmQgU1BJIEZsYXNoIGJ1dCBubyBFVEggUEhZPwoKTGV0 IG1lIGV4cGxhaW4gYSBsaXR0bGUgYml0IHdoeSB3ZSB3b3VsZCBsaWtlIHRvIGhhdmUgdGhvc2Ug b3ZlcmxheXMgCnVwc3RyZWFtLgoKT3VyIFNPTXMgY29tZSB3aXRoIGEgc28tY2FsbGVkICJvcHRp b24gdHJlZSIgdG8gcHJvZHVjZSBvbmUgcHJvZHVjdCB3aXRoIApkaWZmZXJlbnQgY29tcG9uZW50 cy4gRm9yIGV4YW1wbGUsIG91ciBzdGFuZGFyZCBwYXJ0IG5hbWUgZm9yIHRoZSAKcGh5Q09SRS1B TTYyeCBpcyBQQ00tMDcxLTU0MzJERTExSS5BMCBhbmQgdGhlIG9wdGlvbiB0cmVlIGlzIGxvY2F0 ZWQgCmJldHdlZW4gUENNLTA3MSBhbmQgQTAuIEluIHRoaXMgcGFydGljdWxhciB0cmVlLCB0aGUg Zm91cnRoIGNoYXJhY3RlciAKZGVmaW5lcyB0aGUgRERSIHNpemUgd2l0aCAyR0IuIElmIHdlIGhh dmUgYSBjdXN0b21lciB3aXRoIGxlc3MgbWVtb3J5IApyZXF1aXJlbWVudHMsIHdlIGNhbiBzaW1w bHkgcHJvZHVjZSB0aGUgMUdCIHZhcmlhbnQgKFBDTS0wNzEtNTQzMS4uLikgCmFuZCBsb3dlciB0 aGUgY29zdC4KCkx1Y2tpbHksIHdlIGNhbiByZWFkIHRoZSBUSSBTT0MgcGFydCBudW1iZXIgaW4g dS1ib290IGFuZCBkaXNhYmxlIApub24tZXhpc3RpbmcgY29tcG9uZW50cyBsaWtlIENQVSBjb3Jl cywgR1BVcywgZXRjLiBpbiB0aGUgTGludXggCmRldmljZS10cmVlLiBIb3dldmVyLCB3ZSBzdGls bCBuZWVkIHRvIGhhbmRsZSBhbGwgbW9kaWZpYWJsZSBwYXJ0cyBvbiAKb3VyIFNPTXMuIEZvciB0 aGUgcGh5Q09SRS1BTTYyeCwgdGhpcyB3b3VsZCBiZSB0aGUgRERSIHNpemUsIFNQSS1OT1IgCnNp emUgYW5kIGZsYXNoIHR5cGUgKFEvT1NQSSksIGFuZCB3aGV0aGVyIHRoZSBSVEMgYW5kIEV0aGVy bmV0IFBIWSBhcmUgCnBvcHVsYXRlZC4gVGhlIEREUiBzaXplIGNhbiBiZSBoYW5kbGVkIGNvbXBs ZXRlbHkgaW4gU1BMLCBidXQgZm9yIApldmVyeXRoaW5nIGVsc2Ugd2UgbmVlZCB0byBtb2RpZnkg b3VyIExpbnV4IGRldmljZS10cmVlLiBUaGUgZWFzaWVzdCBhbmQgCmNsZWFuZXN0IHdheSB0byBk byB0aGF0IGlzIGJ5IGFwcGx5aW5nIG92ZXJsYXlzLCB3aGljaCBhcmUgbG9jYXRlZCBuZXh0IAp0 byB0aGUgZGV2aWNlLXRyZWUuIEknbSBub3QgYSBmYW4gb2YgbGV0dGluZyBkcml2ZXJzIGZhaWwg dG8gcHJvYmUuIApDdXN0b21lcnMgd2l0aCBleHRlbnNpdmUgcHJvZHVjdCB2ZXJpZmljYXRpb25z IG1vc3QgbGlrZWx5IG5lZWQgdG8gCmRpc2FibGUgdGhvc2UgbWFudWFsbHksIHdoaWNoIGlzIGFn YWluc3QgdGhlIGlkZWEgb2YgYnV5aW5nIGEgCmZ1bGx5LWZ1bmN0aW9uYWwgU09NLiBBbHRlcm5h dGl2ZWx5LCB3ZSBuZWVkIHRvIGhhcmQtY29kZSBmaXh1cHMgaW4gb3VyIApVLUJvb3Qgd2hpY2gg bWVhbnMgc29tZSBVLUJvb3QvTGludXggY29tYmluYXRpb25zIG1pZ2h0IG5vdCBib290IGFueW1v cmUgCm9yIHdlIG1haW50YWluIHRoZW0gaW4gYSBQaHl0ZWMgcmVwb3NpdG9yeSBhbmQgbmV2ZXIg YXJjaGl2ZSBmdWxseSAKdXBzdHJlYW0gc3RhdHVzIGZvciBvdXIgcHJvZHVjdHMuCgpSZWdhcmRp bmcgdGhlIG51bWJlciBvZiBvdmVybGF5cy4gV2UgdXNlIHRob3NlIHRocmVlIHBsdXMgYW4gYWRk aXRpb25hbCAKb25lLCB3aGljaCB3ZSBuZWVkIHRvIHVwc3RyZWFtIHRvbywgZm9yIHRoZSBBTTYy eCwgQU02MkF4LCBhbmQgQU02NHguIApUaGUgdXBjb21pbmcgQU02MlAgYW5kIEFNNjcgcmVxdWly ZSBvbmUgYWRkaXRpb25hbCBvdmVybGF5IGZvciBhbiAKb3B0aW9uYWwsIHNlY29uZCBFRVBST00u IEluIHRvdGFsIHdlIG5lZWQgNSBvdmVybGF5cyBmb3IgNSBBTTYgcHJvZHVjdHMuCgpCZXN0IFJl Z2FyZHMsCkRhbmllbAoKCgpfX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19fX19f X19fX19fXwpsaW51eC1hcm0ta2VybmVsIG1haWxpbmcgbGlzdApsaW51eC1hcm0ta2VybmVsQGxp c3RzLmluZnJhZGVhZC5vcmcKaHR0cDovL2xpc3RzLmluZnJhZGVhZC5vcmcvbWFpbG1hbi9saXN0 aW5mby9saW51eC1hcm0ta2VybmVsCg== From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mickerik.phytec.de (mickerik.phytec.de [91.26.50.163]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 59E7817C7BD for ; Tue, 11 Jun 2024 13:12:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=91.26.50.163 ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1718111537; cv=none; b=fNpjgMJ9672anYZnLie2UbfdPJRb93M03bbluNnQBaKRRotUe2BuONWZ4YpJ7FIKsFGhCDTfrYyaUANv5F5dME7YkWPydLoZ3vmu0QdtZhMMx01pui+UFIGqMrFcTFHMtNwGzBbGfo4IhoyQmQ7zI06DIF1sTbtU23TDSm9ZChc= ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1718111537; c=relaxed/simple; bh=1uyVeCNwdm3i9R+X7AEUciEH3LQi9dhrZKghSZoyxC8=; h=Message-ID:Date:MIME-Version:Subject:To:CC:References:From: In-Reply-To:Content-Type; b=PReLRqh/ImUrcVER7jJHj/7tSAdPR2Ls91z9Apra4CeiA88SuxAl+kMXIBsEQ74hSAm7X8WogH+kujYHA9G7oQ+/tbeQE6rC4eYgvp8E5uzFNQUINklUVYHkLhNueHa0hyGH05WXi4tTi2ZFHyn4fz0HBNy805FlqH6xKV3pfFg= ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=phytec.de; spf=pass smtp.mailfrom=phytec.de; dkim=pass (1024-bit key) header.d=phytec.de header.i=@phytec.de header.b=autcCY38; arc=none smtp.client-ip=91.26.50.163 Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=phytec.de Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=phytec.de Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=phytec.de header.i=@phytec.de header.b="autcCY38" DKIM-Signature: v=1; a=rsa-sha256; d=phytec.de; s=a4; c=relaxed/simple; q=dns/txt; i=@phytec.de; t=1718111528; x=1720703528; h=From:Sender:Reply-To:Subject:Date:Message-ID:To:CC:MIME-Version:Content-Type: Content-Transfer-Encoding:Content-ID:Content-Description:Resent-Date:Resent-From: Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:In-Reply-To:References:List-Id: List-Help:List-Unsubscribe:List-Subscribe:List-Post:List-Owner:List-Archive; bh=1uyVeCNwdm3i9R+X7AEUciEH3LQi9dhrZKghSZoyxC8=; b=autcCY38H97S1LBqDZ3xhC8kq/YUV7TFGJqjn9+PQd+a5Z9uDyO7c7vE2dHrALku fK2VyTcMNyLMxtpEP+Cfz+wqaOM6+wtjzchbJZ6woOkrI05lXapMNL20bZD9gw/a f1isyGFKfxwR35GfDaKhet5Pl74qdWPaet6I+nVjwDo=; X-AuditID: ac14000a-03e52700000021bc-0f-66684d283699 Received: from berlix.phytec.de (Unknown_Domain [172.25.0.12]) (using TLS with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (Client did not present a certificate) by mickerik.phytec.de (PHYTEC Mail Gateway) with SMTP id CD.94.08636.82D48666; Tue, 11 Jun 2024 15:12:08 +0200 (CEST) Received: from [10.0.0.19] (172.25.0.11) by Berlix.phytec.de (172.25.0.12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.6; Tue, 11 Jun 2024 15:12:03 +0200 Message-ID: <4e7dd467-20be-43ce-936d-200ede6d511b@phytec.de> Date: Tue, 11 Jun 2024 15:11:59 +0200 Precedence: bulk X-Mailing-List: devicetree@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Subject: Re: [PATCH v2 0/4] Add overlays to disable optional hardware in k3-am6xx-phycore-som boards To: Vignesh Raghavendra , Nathan Morrisson , , , , , CC: , , , , Wadim Egorov References: <20240528225137.3629698-1-nmorrisson@phytec.com> <4ac40139-eda0-4f6a-8bbe-99110605f91e@ti.com> <33084cb0-95f4-414d-b094-bf704376fd02@phytec.de> Content-Language: en-US From: Daniel Schultz In-Reply-To: <33084cb0-95f4-414d-b094-bf704376fd02@phytec.de> Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 8bit X-ClientProxiedBy: Florix.phytec.de (172.25.0.13) To Berlix.phytec.de (172.25.0.12) X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFprEIsWRmVeSWpSXmKPExsWyRpKBR1fDNyPNYMcHA4s1e88xWcw/co7V Yvnn2ewWL2fdY7PY9Pgaq8XlXXPYLN78OMtk8aFxM5vF/z072C2636lb/D/7gd2B22PTqk42 j81L6j36u1tYPf5cfMfqcfzGdiaPz5vkAtiiuGxSUnMyy1KL9O0SuDKenfnLXnBcvmL38vgG xvuSXYycHBICJhLru18xdjFycQgJLGGS6J8/B8q5xShxdt8tVpAqXgEbiQ3vbrCB2CwCqhJ9 /1ezQcQFJU7OfMICYosKyEvcvzWDvYuRg0NYIE3icp8RyBwRgZ2MEpNuvGAFcZgFVjNKPJiy jB1iw3xGiVkTrjOBdDMLiEvcejIfzGYT0JK4s2UuM8gkTgFbiQ+TEyFKLCQWvznIDmHLSzRv nc0MYgsJKEjM3jaZEeIdeYlp514zQ9ihEkc2rWaawCg8C8mts5Bsm4Vk7CwkYxcwsqxiFMrN TM5OLcrM1ivIqCxJTdZLSd3ECIo3EQauHYx9czwOMTJxMB5ilOBgVhLhPROTnibEm5JYWZVa lB9fVJqTWnyIUZqDRUmcd3VHcKqQQHpiSWp2ampBahFMlomDU6qBsWfzr/meR3sqt030bLaY YPRi+47whjMPKvYnq4hfWL5/84dVP8Nk8gvfPtl7t/narfuV72LfuJevemCy4+85DrdNbzZK GUR5sNjbMOtp9E59svLhq7mXlnezfS52LHDV4YxVfDMta33M8lu32g3uebgdXZ/dV7V7l329 oeet1zO2vdkn1LVmd5ASS3FGoqEWc1FxIgA2f7xBpQIAAA== Hi Vignesh, On 10.06.24 10:07, Wadim Egorov wrote: > Add: Daniel Schultz > > Am 03.06.24 um 19:41 schrieb Vignesh Raghavendra: >> Hi Nathan, >> >> On 29/05/24 04:21, Nathan Morrisson wrote: >>> Add three overlays to disable the eth phy, rtc, and spi nor. These >>> overlays will be used to disable device tree nodes for components >>> that are optionally not populated. >>> >>> v2: >>>    - Add build time tests in makefile >>> >>> Nathan Morrisson (4): >>>    arm64: dts: ti: k3-am64-phycore-som: Add serial_flash label >> >> >>>    arm64: dts: ti: k3-am6xx-phycore-som: Add overlay to disable eth phy >>>    arm64: dts: ti: k3-am6xx-phycore-som: Add overlay to disable rtc >>>    arm64: dts: ti: k3-am6xx-phycore-som: Add overlay to disabl spi nor >>> >>>   arch/arm64/boot/dts/ti/Makefile               | 17 +++++++++++++++++ >>>   .../boot/dts/ti/k3-am64-phycore-som.dtsi      |  2 +- >>>   .../ti/k3-am6xx-phycore-disable-eth-phy.dtso  | 19 >>> +++++++++++++++++++ >>>   .../dts/ti/k3-am6xx-phycore-disable-rtc.dtso  | 15 +++++++++++++++ >>>   .../ti/k3-am6xx-phycore-disable-spi-nor.dtso  | 15 +++++++++++++++ >>>   5 files changed, 67 insertions(+), 1 deletion(-) >> >>>   create mode 100644 >>> arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-eth-phy.dtso >>>   create mode 100644 >>> arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-rtc.dtso >>>   create mode 100644 >>> arch/arm64/boot/dts/ti/k3-am6xx-phycore-disable-spi-nor.dtso >>> >> >> I am not sure if this a common practice to have overlays to disable >> missing components (at least I dont see such dtso in kernel). I would >> like to see an what DT maintainers feel as such dtsos can explode in >> numbers. >> >> Is this something that U-Boot can detect and fix up for the Linux DT? >> >> Unpopulated SPI flash and RTC should ideally not be an issue as drivers >> would gracefully fail albeit with some sort of error msg. >> Not so sure about Eth PHYs though. >> >> Also, Are these dtso's mutually exclusive? ie can SoM have SPI flash but >> not RTC, have RTC and SPI Flash but no ETH PHY? Let me explain a little bit why we would like to have those overlays upstream. Our SOMs come with a so-called "option tree" to produce one product with different components. For example, our standard part name for the phyCORE-AM62x is PCM-071-5432DE11I.A0 and the option tree is located between PCM-071 and A0. In this particular tree, the fourth character defines the DDR size with 2GB. If we have a customer with less memory requirements, we can simply produce the 1GB variant (PCM-071-5431...) and lower the cost. Luckily, we can read the TI SOC part number in u-boot and disable non-existing components like CPU cores, GPUs, etc. in the Linux device-tree. However, we still need to handle all modifiable parts on our SOMs. For the phyCORE-AM62x, this would be the DDR size, SPI-NOR size and flash type (Q/OSPI), and whether the RTC and Ethernet PHY are populated. The DDR size can be handled completely in SPL, but for everything else we need to modify our Linux device-tree. The easiest and cleanest way to do that is by applying overlays, which are located next to the device-tree. I'm not a fan of letting drivers fail to probe. Customers with extensive product verifications most likely need to disable those manually, which is against the idea of buying a fully-functional SOM. Alternatively, we need to hard-code fixups in our U-Boot which means some U-Boot/Linux combinations might not boot anymore or we maintain them in a Phytec repository and never archive fully upstream status for our products. Regarding the number of overlays. We use those three plus an additional one, which we need to upstream too, for the AM62x, AM62Ax, and AM64x. The upcoming AM62P and AM67 require one additional overlay for an optional, second EEPROM. In total we need 5 overlays for 5 AM6 products. Best Regards, Daniel