From: "Michał Piotrowski" <michal@eventhorizon.pl>
To: lm-sensors@vger.kernel.org
Subject: Re: [lm-sensors] hwmon: (coretemp) Improve support for TjMax detection on Atom CPUs
Date: Mon, 06 Aug 2012 14:23:04 +0000 [thread overview]
Message-ID: <501FD348.20602@eventhorizon.pl> (raw)
In-Reply-To: <20120806140716.GA26589@roeck-us.net>
[-- Attachment #1: Type: text/plain, Size: 1263 bytes --]
W dniu 2012-08-06 16:07, Guenter Roeck pisze:
> On Mon, Aug 06, 2012 at 10:02:03AM +0200, Michał Piotrowski wrote:
>> Hi,
>>
>> Commit 41e58a1f2b90c88d94b4bd84beb9927a4c2704e9
>>
>> + { "CPU 330", 125000 },
>>
>> I belive that value for Atom 330 should be 85000 instead of 125000.
>> Please see Tcase in spec
>> http://ark.intel.com/products/35641/Intel-Atom-Processor-330-(1M-Cache-1_60-GHz-533-MHz-FSB)
>>
> That is Tcase, not Tjmax.
I had the impression that both are the same.
>
> Tjmax is supposed to be 125 for Atom 330. Of course, with Intel, who knows;
> maybe they have variants with different Tjmax. Can you provide the output of
> /proc/cpuinfo ?
Attached.
>
> Thanks,
> Guenter
>
>> This patch series resulted in a significant increase in temperature
>> on my development server ;)
>>
>> 3.4.6-2.fc17.x86_64
>>
>> coretemp-isa-0000
>> Adapter: ISA adapter
>> Core 0: +42.0°C (crit = +90.0°C)
>> Core 1: +49.0°C (crit = +90.0°C)
>>
>>
>>
>> 3.5.0-2.fc17.x86_64
>>
>> coretemp-isa-0000
>> Adapter: ISA adapter
>> Core 0: +77.0°C (crit = +125.0°C)
>> Core 1: +84.0°C (crit = +125.0°C)
>>
>> --
>> Best regards,
>> Michal
>>
>> http://eventhorizon.pl/
>>
--
Best regards,
Michal
http://eventhorizon.pl/
[-- Attachment #2: cpuinfo --]
[-- Type: text/plain, Size: 2884 bytes --]
processor : 0
vendor_id : GenuineIntel
cpu family : 6
model : 28
model name : Intel(R) Atom(TM) CPU 330 @ 1.60GHz
stepping : 2
microcode : 0x219
cpu MHz : 1599.996
cache size : 512 KB
physical id : 0
siblings : 4
core id : 0
cpu cores : 2
apicid : 0
initial apicid : 0
fpu : yes
fpu_exception : yes
cpuid level : 10
wp : yes
flags : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx lm constant_tsc arch_perfmon pebs bts nopl aperfmperf pni dtes64 monitor ds_cpl tm2 ssse3 cx16 xtpr pdcm movbe lahf_lm dtherm
bogomips : 3192.24
clflush size : 64
cache_alignment : 64
address sizes : 32 bits physical, 48 bits virtual
power management:
processor : 1
vendor_id : GenuineIntel
cpu family : 6
model : 28
model name : Intel(R) Atom(TM) CPU 330 @ 1.60GHz
stepping : 2
microcode : 0x219
cpu MHz : 1599.996
cache size : 512 KB
physical id : 0
siblings : 4
core id : 1
cpu cores : 2
apicid : 2
initial apicid : 2
fpu : yes
fpu_exception : yes
cpuid level : 10
wp : yes
flags : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx lm constant_tsc arch_perfmon pebs bts nopl aperfmperf pni dtes64 monitor ds_cpl tm2 ssse3 cx16 xtpr pdcm movbe lahf_lm dtherm
bogomips : 3192.24
clflush size : 64
cache_alignment : 64
address sizes : 32 bits physical, 48 bits virtual
power management:
processor : 2
vendor_id : GenuineIntel
cpu family : 6
model : 28
model name : Intel(R) Atom(TM) CPU 330 @ 1.60GHz
stepping : 2
microcode : 0x219
cpu MHz : 1599.996
cache size : 512 KB
physical id : 0
siblings : 4
core id : 0
cpu cores : 2
apicid : 1
initial apicid : 1
fpu : yes
fpu_exception : yes
cpuid level : 10
wp : yes
flags : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx lm constant_tsc arch_perfmon pebs bts nopl aperfmperf pni dtes64 monitor ds_cpl tm2 ssse3 cx16 xtpr pdcm movbe lahf_lm dtherm
bogomips : 3192.24
clflush size : 64
cache_alignment : 64
address sizes : 32 bits physical, 48 bits virtual
power management:
processor : 3
vendor_id : GenuineIntel
cpu family : 6
model : 28
model name : Intel(R) Atom(TM) CPU 330 @ 1.60GHz
stepping : 2
microcode : 0x219
cpu MHz : 1599.996
cache size : 512 KB
physical id : 0
siblings : 4
core id : 1
cpu cores : 2
apicid : 3
initial apicid : 3
fpu : yes
fpu_exception : yes
cpuid level : 10
wp : yes
flags : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx lm constant_tsc arch_perfmon pebs bts nopl aperfmperf pni dtes64 monitor ds_cpl tm2 ssse3 cx16 xtpr pdcm movbe lahf_lm dtherm
bogomips : 3192.24
clflush size : 64
cache_alignment : 64
address sizes : 32 bits physical, 48 bits virtual
power management:
[-- Attachment #3: Type: text/plain, Size: 153 bytes --]
_______________________________________________
lm-sensors mailing list
lm-sensors@lm-sensors.org
http://lists.lm-sensors.org/mailman/listinfo/lm-sensors
next prev parent reply other threads:[~2012-08-06 14:23 UTC|newest]
Thread overview: 3+ messages / expand[flat|nested] mbox.gz Atom feed top
2012-08-06 14:07 [lm-sensors] hwmon: (coretemp) Improve support for TjMax detection on Atom CPUs Guenter Roeck
2012-08-06 14:23 ` Michał Piotrowski [this message]
2012-08-06 17:31 ` Guenter Roeck
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=501FD348.20602@eventhorizon.pl \
--to=michal@eventhorizon.pl \
--cc=lm-sensors@vger.kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.