From: gregory.clement@free-electrons.com (Gregory CLEMENT)
To: linux-arm-kernel@lists.infradead.org
Subject: [GIT PULL] ARM: mvebu: cache-l2x0 DT for v3.7
Date: Mon, 01 Oct 2012 12:23:01 +0200 [thread overview]
Message-ID: <50696F05.30003@free-electrons.com> (raw)
In-Reply-To: <20121001000644.GG17765@titan.lakedaemon.net>
On 10/01/2012 02:06 AM, Jason Cooper wrote:
> Russell,
>
> On Sun, Sep 30, 2012 at 09:01:36AM +0100, Russell King - ARM Linux wrote:
>> On Sat, Sep 29, 2012 at 08:55:03PM -0700, Olof Johansson wrote:
>>> On Sat, Sep 29, 2012 at 09:50:12PM -0400, Jason Cooper wrote:
>>>> Depends:
>>>> - Based on arm-soc/late/kirkwood
>>>> - Patches going through rmk's patch tracker:
>>>> - arm: cache-l2x0: make outer_cache_fns a field of l2x0_of_data
>>>> - arm: cache-l2x0: add an optional register to save/restore
>>>> - arm: cache-l2x0: add support for Aurora L2 cache ctrl
>>>>
>>>> - feature-use dependency only. No build breakage or failed boot
>>>> should occur. Until patches from rmk's tracker land, driver
>>>> won't know about compatible property, so it's like the driver
>>>> isn't there.
>>>>
>>>> Adds:
>>>> - cache-l2x0 DT entry for Marvell Armada (mvebu) SoCs
>>>
>>> Hi Jason,
>>>
>>> I'd prefer to hold off on this until we know that Russell is happy with
>>> the l2x0 changes, just in case this part of the series might need revising
>>> (i.e. bindings changes). Please resend when he has picked them up!
>>
>> Well, there's no patches ever existing in the patch tracker with a
>> summary line as you list above - here are the last three containing
>> "l2x0":
>>
>> 7398/1 l2x0: only write to debug 3.4-rc3 20 Apr Applied
>> registers on PL310 2012
>> 7429/1 cache-l2x0: add a const qualifier 3.4 22 Jun Discarded
>> 2012
>> 7507/1 cache-l2x0.c: save the final aux 3.6-rc4 03 Sep Applied
>> ctrl value for resuming 2012
>>
>> and it's probably now too late as I'm not going to be able to apply
>> any patches for the rest of the week, and as the -rc's have been
>> released over the weekend, we could see -final today.
>
> Yes, I responded to Gregory (the author) in the thread with the patches
> asking him to push them into your tracker. Unfortunately, he doesn't
> seem to be available. So, yes, this is v3.8.
They are now in the patch tracker:
7545/1 ache-l2x0: make outer_cache_fns a field of l2x0_of_data
7546/1 cache-l2x0: add an optional register to save/restore
7547/1 cache-l2x0: add support for Aurora L2 cache ctrl
>
> Once I see these first three patches make it in, I'll resubmit the
> pullrq.
>
> thx,
>
> Jason.
>
--
Gregory Clement, Free Electrons
Kernel, drivers, real-time and embedded Linux
development, consulting, training and support.
http://free-electrons.com
next prev parent reply other threads:[~2012-10-01 10:23 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2012-09-30 1:50 [GIT PULL] ARM: mvebu: cache-l2x0 DT for v3.7 Jason Cooper
2012-09-30 3:55 ` Olof Johansson
2012-09-30 8:01 ` Russell King - ARM Linux
2012-10-01 0:06 ` Jason Cooper
2012-10-01 10:23 ` Gregory CLEMENT [this message]
2012-10-01 0:02 ` Jason Cooper
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=50696F05.30003@free-electrons.com \
--to=gregory.clement@free-electrons.com \
--cc=linux-arm-kernel@lists.infradead.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.