From mboxrd@z Thu Jan  1 00:00:00 1970
From: Ali Abedi <a2abedi@uwaterloo.ca>
Date: Sat, 27 Oct 2012 15:24:08 -0400
Subject: [ath9k-devel] Channel busy cycles
In-Reply-To: <508996FF.8060003@mailservices.uwaterloo.ca>
References: <CAG6hwVP5YkBEN9vZPGGEHbK=9ow2wJJ1x_BvSQbDzUscTiOHTA@mail.gmail.com>
	<CAJ-Vmokr0293M-yqQ6LvM4WKC+P0w0N2mHjpKK+rSFFjAmhwfQ@mail.gmail.com>
	<5086EA9A.6030400@mailservices.uwaterloo.ca>
	<CAJ-Vmok-P4HQzZJu+fTfU7VsB8qU8qzhg=arSD14+cg==inw=Q@mail.gmail.com>
	<5086FFE3.4010108@mailservices.uwaterloo.ca>
	<CAJ-Vmoni5PyW=y0pQjgwJ8uF-5LniAQtnr17saQTKU3EMKeOOg@mail.gmail.com>
	<508996FF.8060003@mailservices.uwaterloo.ca>
Message-ID: <508C34D8.9060607@mailservices.uwaterloo.ca>
List-Id: <ath9k-devel.lists.ath9k.org>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
To: ath9k-devel@lists.ath9k.org

Hello,

I record the 4 registers showing tx, rx, busy, and total cycles. In a 
clean environment (checked with a spectrum analyzer) I expected to see 
busy = tx + rx. however, we have found that actually busy = tx + rx + 
constant. where this constant is rate dependent. For example for 54 
Mbps, the constant is about 1000 cycles. I have to note that this is an 
802.11g setup. Any explanation is appreciated.

Best,
Ali