All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <50FFA620.50008@ti.com>

diff --git a/a/1.txt b/N1/1.txt
index 9c2c11c..1bb7114 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -1,10 +1,10 @@
 On Tuesday 22 January 2013 10:34 PM, Olof Johansson wrote:
-> On Tue, Jan 22, 2013 at 8:57 AM, Stephen Warren <swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org> wrote:
+> On Tue, Jan 22, 2013 at 8:57 AM, Stephen Warren <swarren@wwwdotorg.org> wrote:
 >> On 01/21/2013 11:07 PM, Santosh Shilimkar wrote:
 >>> On Tuesday 22 January 2013 11:22 AM, Hiroshi Doyu wrote:
 >>>> Skip scu_enable(scu_base) if CPU is not Cortex A9 with SCU.
 >>>>
->>>> Signed-off-by: Hiroshi Doyu <hdoyu-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
+>>>> Signed-off-by: Hiroshi Doyu <hdoyu@nvidia.com>
 >>>> ---
 >>> Looks fine. I will also update OMAP code with the new
 >>> interface. Thanks.
@@ -51,7 +51,7 @@ Regards
 Santosh
 
  From 9760cd0ed93b48ec22584e89979cd4a8ec65b938 Mon Sep 17 00:00:00 2001
-From: Santosh Shilimkar <santosh.shilimkar-l0cyMroinI0@public.gmane.org>
+From: Santosh Shilimkar <santosh.shilimkar@ti.com>
 Date: Wed, 23 Jan 2013 13:56:19 +0530
 Subject: [PATCH] ARM: OMAP: Make use of available scu_a9_get_base() 
 interface
@@ -59,7 +59,7 @@ interface
 Drop the define and make use of scu_a9_get_base() which reads
 the physical address of SCU from CP15 register.
 
-Signed-off-by: Santosh Shilimkar <santosh.shilimkar-l0cyMroinI0@public.gmane.org>
+Signed-off-by: Santosh Shilimkar <santosh.shilimkar@ti.com>
 ---
   arch/arm/mach-omap2/omap-smp.c |    2 +-
   arch/arm/mach-omap2/omap44xx.h |    1 -
@@ -92,3 +92,12 @@ index 43b927b..8a515bb 100644
   #define OMAP44XX_WKUPGEN_BASE		0x48281000
 -- 
 1.7.9.5
+
+
+-------------- next part --------------
+A non-text attachment was scrubbed...
+Name: 0001-ARM-OMAP-Make-use-of-available-scu_a9_get_base-inter.patch
+Type: text/x-patch
+Size: 1627 bytes
+Desc: not available
+URL: <http://lists.infradead.org/pipermail/linux-arm-kernel/attachments/20130123/2bd872f7/attachment.bin>
diff --git a/a/2.hdr b/a/2.hdr
deleted file mode 100644
index a4156a5..0000000
--- a/a/2.hdr
+++ /dev/null
@@ -1,6 +0,0 @@
-Content-Type: text/x-patch;
-	name="0001-ARM-OMAP-Make-use-of-available-scu_a9_get_base-inter.patch"
-Content-Transfer-Encoding: 7bit
-Content-Disposition: attachment;
-	filename*0="0001-ARM-OMAP-Make-use-of-available-scu_a9_get_base-inter.pa";
-	filename*1="tch"
diff --git a/a/2.txt b/a/2.txt
deleted file mode 100644
index 1aa7ee4..0000000
--- a/a/2.txt
+++ /dev/null
@@ -1,41 +0,0 @@
-From 9760cd0ed93b48ec22584e89979cd4a8ec65b938 Mon Sep 17 00:00:00 2001
-From: Santosh Shilimkar <santosh.shilimkar-l0cyMroinI0@public.gmane.org>
-Date: Wed, 23 Jan 2013 13:56:19 +0530
-Subject: [PATCH] ARM: OMAP: Make use of available scu_a9_get_base() interface
-
-Drop the define and make use of scu_a9_get_base() which reads
-the physical address of SCU from CP15 register.
-
-Signed-off-by: Santosh Shilimkar <santosh.shilimkar-l0cyMroinI0@public.gmane.org>
----
- arch/arm/mach-omap2/omap-smp.c |    2 +-
- arch/arm/mach-omap2/omap44xx.h |    1 -
- 2 files changed, 1 insertion(+), 2 deletions(-)
-
-diff --git a/arch/arm/mach-omap2/omap-smp.c b/arch/arm/mach-omap2/omap-smp.c
-index cd42d92..e683d0d 100644
---- a/arch/arm/mach-omap2/omap-smp.c
-+++ b/arch/arm/mach-omap2/omap-smp.c
-@@ -215,7 +215,7 @@ static void __init omap4_smp_init_cpus(void)
- 		 * Currently we can't call ioremap here because
- 		 * SoC detection won't work until after init_early.
- 		 */
--		scu_base =  OMAP2_L4_IO_ADDRESS(OMAP44XX_SCU_BASE);
-+		scu_base =  OMAP2_L4_IO_ADDRESS(scu_a9_get_base());
- 		BUG_ON(!scu_base);
- 		ncores = scu_get_core_count(scu_base);
- 	} else if (cpu_id == CPU_CORTEX_A15) {
-diff --git a/arch/arm/mach-omap2/omap44xx.h b/arch/arm/mach-omap2/omap44xx.h
-index 43b927b..8a515bb 100644
---- a/arch/arm/mach-omap2/omap44xx.h
-+++ b/arch/arm/mach-omap2/omap44xx.h
-@@ -40,7 +40,6 @@
- #define OMAP44XX_GIC_DIST_BASE		0x48241000
- #define OMAP44XX_GIC_CPU_BASE		0x48240100
- #define OMAP44XX_IRQ_GIC_START		32
--#define OMAP44XX_SCU_BASE		0x48240000
- #define OMAP44XX_LOCAL_TWD_BASE		0x48240600
- #define OMAP44XX_L2CACHE_BASE		0x48242000
- #define OMAP44XX_WKUPGEN_BASE		0x48281000
--- 
-1.7.9.5
diff --git a/a/content_digest b/N1/content_digest
index 2cae6cd..d68f832 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -3,27 +3,19 @@
  "ref\050FE2CA8.20100@ti.com\0"
  "ref\050FEC503.2080602@wwwdotorg.org\0"
  "ref\0CAOesGMgtaCkiv285TU_vbAokN5M2MrANQ9piDcyXu5YMmbQq3A@mail.gmail.com\0"
- "ref\0CAOesGMgtaCkiv285TU_vbAokN5M2MrANQ9piDcyXu5YMmbQq3A-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org\0"
- "From\0Santosh Shilimkar <santosh.shilimkar-l0cyMroinI0@public.gmane.org>\0"
- "Subject\0Re: [v3 2/2] ARM: tegra: Skip scu_enable(scu_base) if not Cortex A9\0"
+ "From\0santosh.shilimkar@ti.com (Santosh Shilimkar)\0"
+ "Subject\0[v3 2/2] ARM: tegra: Skip scu_enable(scu_base) if not Cortex A9\0"
  "Date\0Wed, 23 Jan 2013 14:28:08 +0530\0"
- "To\0Olof Johansson <olof-nZhT3qVonbNeoWH0uzbU5w@public.gmane.org>\0"
- "Cc\0Stephen Warren <swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>"
-  Hiroshi Doyu <hdoyu-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
-  linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org
-  arnd-r2nGTMty4D4@public.gmane.org
-  Russell King <linux-lFZ/pmaqli7XmaaqVzeoHQ@public.gmane.org>
-  linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
- " linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\0"
- "\01:1\0"
+ "To\0linux-arm-kernel@lists.infradead.org\0"
+ "\00:1\0"
  "b\0"
  "On Tuesday 22 January 2013 10:34 PM, Olof Johansson wrote:\n"
- "> On Tue, Jan 22, 2013 at 8:57 AM, Stephen Warren <swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org> wrote:\n"
+ "> On Tue, Jan 22, 2013 at 8:57 AM, Stephen Warren <swarren@wwwdotorg.org> wrote:\n"
  ">> On 01/21/2013 11:07 PM, Santosh Shilimkar wrote:\n"
  ">>> On Tuesday 22 January 2013 11:22 AM, Hiroshi Doyu wrote:\n"
  ">>>> Skip scu_enable(scu_base) if CPU is not Cortex A9 with SCU.\n"
  ">>>>\n"
- ">>>> Signed-off-by: Hiroshi Doyu <hdoyu-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>\n"
+ ">>>> Signed-off-by: Hiroshi Doyu <hdoyu@nvidia.com>\n"
  ">>>> ---\n"
  ">>> Looks fine. I will also update OMAP code with the new\n"
  ">>> interface. Thanks.\n"
@@ -70,7 +62,7 @@
  "Santosh\n"
  "\n"
  " From 9760cd0ed93b48ec22584e89979cd4a8ec65b938 Mon Sep 17 00:00:00 2001\n"
- "From: Santosh Shilimkar <santosh.shilimkar-l0cyMroinI0@public.gmane.org>\n"
+ "From: Santosh Shilimkar <santosh.shilimkar@ti.com>\n"
  "Date: Wed, 23 Jan 2013 13:56:19 +0530\n"
  "Subject: [PATCH] ARM: OMAP: Make use of available scu_a9_get_base() \n"
  "interface\n"
@@ -78,7 +70,7 @@
  "Drop the define and make use of scu_a9_get_base() which reads\n"
  "the physical address of SCU from CP15 register.\n"
  "\n"
- "Signed-off-by: Santosh Shilimkar <santosh.shilimkar-l0cyMroinI0@public.gmane.org>\n"
+ "Signed-off-by: Santosh Shilimkar <santosh.shilimkar@ti.com>\n"
  "---\n"
  "  arch/arm/mach-omap2/omap-smp.c |    2 +-\n"
  "  arch/arm/mach-omap2/omap44xx.h |    1 -\n"
@@ -110,50 +102,15 @@
  "  #define OMAP44XX_L2CACHE_BASE\t\t0x48242000\n"
  "  #define OMAP44XX_WKUPGEN_BASE\t\t0x48281000\n"
  "-- \n"
- 1.7.9.5
- "\01:2\0"
- "fn\00001-ARM-OMAP-Make-use-of-available-scu_a9_get_base-inter.patch\0"
- "b\0"
- "From 9760cd0ed93b48ec22584e89979cd4a8ec65b938 Mon Sep 17 00:00:00 2001\n"
- "From: Santosh Shilimkar <santosh.shilimkar-l0cyMroinI0@public.gmane.org>\n"
- "Date: Wed, 23 Jan 2013 13:56:19 +0530\n"
- "Subject: [PATCH] ARM: OMAP: Make use of available scu_a9_get_base() interface\n"
- "\n"
- "Drop the define and make use of scu_a9_get_base() which reads\n"
- "the physical address of SCU from CP15 register.\n"
+ "1.7.9.5\n"
  "\n"
- "Signed-off-by: Santosh Shilimkar <santosh.shilimkar-l0cyMroinI0@public.gmane.org>\n"
- "---\n"
- " arch/arm/mach-omap2/omap-smp.c |    2 +-\n"
- " arch/arm/mach-omap2/omap44xx.h |    1 -\n"
- " 2 files changed, 1 insertion(+), 2 deletions(-)\n"
  "\n"
- "diff --git a/arch/arm/mach-omap2/omap-smp.c b/arch/arm/mach-omap2/omap-smp.c\n"
- "index cd42d92..e683d0d 100644\n"
- "--- a/arch/arm/mach-omap2/omap-smp.c\n"
- "+++ b/arch/arm/mach-omap2/omap-smp.c\n"
- "@@ -215,7 +215,7 @@ static void __init omap4_smp_init_cpus(void)\n"
- " \t\t * Currently we can't call ioremap here because\n"
- " \t\t * SoC detection won't work until after init_early.\n"
- " \t\t */\n"
- "-\t\tscu_base =  OMAP2_L4_IO_ADDRESS(OMAP44XX_SCU_BASE);\n"
- "+\t\tscu_base =  OMAP2_L4_IO_ADDRESS(scu_a9_get_base());\n"
- " \t\tBUG_ON(!scu_base);\n"
- " \t\tncores = scu_get_core_count(scu_base);\n"
- " \t} else if (cpu_id == CPU_CORTEX_A15) {\n"
- "diff --git a/arch/arm/mach-omap2/omap44xx.h b/arch/arm/mach-omap2/omap44xx.h\n"
- "index 43b927b..8a515bb 100644\n"
- "--- a/arch/arm/mach-omap2/omap44xx.h\n"
- "+++ b/arch/arm/mach-omap2/omap44xx.h\n"
- "@@ -40,7 +40,6 @@\n"
- " #define OMAP44XX_GIC_DIST_BASE\t\t0x48241000\n"
- " #define OMAP44XX_GIC_CPU_BASE\t\t0x48240100\n"
- " #define OMAP44XX_IRQ_GIC_START\t\t32\n"
- "-#define OMAP44XX_SCU_BASE\t\t0x48240000\n"
- " #define OMAP44XX_LOCAL_TWD_BASE\t\t0x48240600\n"
- " #define OMAP44XX_L2CACHE_BASE\t\t0x48242000\n"
- " #define OMAP44XX_WKUPGEN_BASE\t\t0x48281000\n"
- "-- \n"
- 1.7.9.5
+ "-------------- next part --------------\n"
+ "A non-text attachment was scrubbed...\n"
+ "Name: 0001-ARM-OMAP-Make-use-of-available-scu_a9_get_base-inter.patch\n"
+ "Type: text/x-patch\n"
+ "Size: 1627 bytes\n"
+ "Desc: not available\n"
+ URL: <http://lists.infradead.org/pipermail/linux-arm-kernel/attachments/20130123/2bd872f7/attachment.bin>
 
-0320386baa4512dba0b8e04457a525a9ad4c480cb712c257ed8ede9db9a96373
+408b301272b93c973081e958b8b4c86fa47c403081c655682eb4f37860636ce7

diff --git a/a/1.txt b/N2/1.txt
index 9c2c11c..cd91c3f 100644
--- a/a/1.txt
+++ b/N2/1.txt
@@ -1,10 +1,10 @@
 On Tuesday 22 January 2013 10:34 PM, Olof Johansson wrote:
-> On Tue, Jan 22, 2013 at 8:57 AM, Stephen Warren <swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org> wrote:
+> On Tue, Jan 22, 2013 at 8:57 AM, Stephen Warren <swarren@wwwdotorg.org> wrote:
 >> On 01/21/2013 11:07 PM, Santosh Shilimkar wrote:
 >>> On Tuesday 22 January 2013 11:22 AM, Hiroshi Doyu wrote:
 >>>> Skip scu_enable(scu_base) if CPU is not Cortex A9 with SCU.
 >>>>
->>>> Signed-off-by: Hiroshi Doyu <hdoyu-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
+>>>> Signed-off-by: Hiroshi Doyu <hdoyu@nvidia.com>
 >>>> ---
 >>> Looks fine. I will also update OMAP code with the new
 >>> interface. Thanks.
@@ -51,7 +51,7 @@ Regards
 Santosh
 
  From 9760cd0ed93b48ec22584e89979cd4a8ec65b938 Mon Sep 17 00:00:00 2001
-From: Santosh Shilimkar <santosh.shilimkar-l0cyMroinI0@public.gmane.org>
+From: Santosh Shilimkar <santosh.shilimkar@ti.com>
 Date: Wed, 23 Jan 2013 13:56:19 +0530
 Subject: [PATCH] ARM: OMAP: Make use of available scu_a9_get_base() 
 interface
@@ -59,7 +59,7 @@ interface
 Drop the define and make use of scu_a9_get_base() which reads
 the physical address of SCU from CP15 register.
 
-Signed-off-by: Santosh Shilimkar <santosh.shilimkar-l0cyMroinI0@public.gmane.org>
+Signed-off-by: Santosh Shilimkar <santosh.shilimkar@ti.com>
 ---
   arch/arm/mach-omap2/omap-smp.c |    2 +-
   arch/arm/mach-omap2/omap44xx.h |    1 -
diff --git a/a/2.txt b/N2/2.txt
index 1aa7ee4..a6a9127 100644
--- a/a/2.txt
+++ b/N2/2.txt
@@ -1,12 +1,12 @@
-From 9760cd0ed93b48ec22584e89979cd4a8ec65b938 Mon Sep 17 00:00:00 2001
-From: Santosh Shilimkar <santosh.shilimkar-l0cyMroinI0@public.gmane.org>
+>From 9760cd0ed93b48ec22584e89979cd4a8ec65b938 Mon Sep 17 00:00:00 2001
+From: Santosh Shilimkar <santosh.shilimkar@ti.com>
 Date: Wed, 23 Jan 2013 13:56:19 +0530
 Subject: [PATCH] ARM: OMAP: Make use of available scu_a9_get_base() interface
 
 Drop the define and make use of scu_a9_get_base() which reads
 the physical address of SCU from CP15 register.
 
-Signed-off-by: Santosh Shilimkar <santosh.shilimkar-l0cyMroinI0@public.gmane.org>
+Signed-off-by: Santosh Shilimkar <santosh.shilimkar@ti.com>
 ---
  arch/arm/mach-omap2/omap-smp.c |    2 +-
  arch/arm/mach-omap2/omap44xx.h |    1 -
diff --git a/a/content_digest b/N2/content_digest
index 2cae6cd..d211f28 100644
--- a/a/content_digest
+++ b/N2/content_digest
@@ -3,27 +3,26 @@
  "ref\050FE2CA8.20100@ti.com\0"
  "ref\050FEC503.2080602@wwwdotorg.org\0"
  "ref\0CAOesGMgtaCkiv285TU_vbAokN5M2MrANQ9piDcyXu5YMmbQq3A@mail.gmail.com\0"
- "ref\0CAOesGMgtaCkiv285TU_vbAokN5M2MrANQ9piDcyXu5YMmbQq3A-JsoAwUIsXosN+BqQ9rBEUg@public.gmane.org\0"
- "From\0Santosh Shilimkar <santosh.shilimkar-l0cyMroinI0@public.gmane.org>\0"
+ "From\0Santosh Shilimkar <santosh.shilimkar@ti.com>\0"
  "Subject\0Re: [v3 2/2] ARM: tegra: Skip scu_enable(scu_base) if not Cortex A9\0"
  "Date\0Wed, 23 Jan 2013 14:28:08 +0530\0"
- "To\0Olof Johansson <olof-nZhT3qVonbNeoWH0uzbU5w@public.gmane.org>\0"
- "Cc\0Stephen Warren <swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>"
-  Hiroshi Doyu <hdoyu-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
-  linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org
-  arnd-r2nGTMty4D4@public.gmane.org
-  Russell King <linux-lFZ/pmaqli7XmaaqVzeoHQ@public.gmane.org>
-  linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
- " linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\0"
+ "To\0Olof Johansson <olof@lixom.net>\0"
+ "Cc\0Stephen Warren <swarren@wwwdotorg.org>"
+  Hiroshi Doyu <hdoyu@nvidia.com>
+  <linux-arm-kernel@lists.infradead.org>
+  <arnd@arndb.de>
+  Russell King <linux@arm.linux.org.uk>
+  <linux-kernel@vger.kernel.org>
+ " <linux-tegra@vger.kernel.org>\0"
  "\01:1\0"
  "b\0"
  "On Tuesday 22 January 2013 10:34 PM, Olof Johansson wrote:\n"
- "> On Tue, Jan 22, 2013 at 8:57 AM, Stephen Warren <swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org> wrote:\n"
+ "> On Tue, Jan 22, 2013 at 8:57 AM, Stephen Warren <swarren@wwwdotorg.org> wrote:\n"
  ">> On 01/21/2013 11:07 PM, Santosh Shilimkar wrote:\n"
  ">>> On Tuesday 22 January 2013 11:22 AM, Hiroshi Doyu wrote:\n"
  ">>>> Skip scu_enable(scu_base) if CPU is not Cortex A9 with SCU.\n"
  ">>>>\n"
- ">>>> Signed-off-by: Hiroshi Doyu <hdoyu-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>\n"
+ ">>>> Signed-off-by: Hiroshi Doyu <hdoyu@nvidia.com>\n"
  ">>>> ---\n"
  ">>> Looks fine. I will also update OMAP code with the new\n"
  ">>> interface. Thanks.\n"
@@ -70,7 +69,7 @@
  "Santosh\n"
  "\n"
  " From 9760cd0ed93b48ec22584e89979cd4a8ec65b938 Mon Sep 17 00:00:00 2001\n"
- "From: Santosh Shilimkar <santosh.shilimkar-l0cyMroinI0@public.gmane.org>\n"
+ "From: Santosh Shilimkar <santosh.shilimkar@ti.com>\n"
  "Date: Wed, 23 Jan 2013 13:56:19 +0530\n"
  "Subject: [PATCH] ARM: OMAP: Make use of available scu_a9_get_base() \n"
  "interface\n"
@@ -78,7 +77,7 @@
  "Drop the define and make use of scu_a9_get_base() which reads\n"
  "the physical address of SCU from CP15 register.\n"
  "\n"
- "Signed-off-by: Santosh Shilimkar <santosh.shilimkar-l0cyMroinI0@public.gmane.org>\n"
+ "Signed-off-by: Santosh Shilimkar <santosh.shilimkar@ti.com>\n"
  "---\n"
  "  arch/arm/mach-omap2/omap-smp.c |    2 +-\n"
  "  arch/arm/mach-omap2/omap44xx.h |    1 -\n"
@@ -114,15 +113,15 @@
  "\01:2\0"
  "fn\00001-ARM-OMAP-Make-use-of-available-scu_a9_get_base-inter.patch\0"
  "b\0"
- "From 9760cd0ed93b48ec22584e89979cd4a8ec65b938 Mon Sep 17 00:00:00 2001\n"
- "From: Santosh Shilimkar <santosh.shilimkar-l0cyMroinI0@public.gmane.org>\n"
+ ">From 9760cd0ed93b48ec22584e89979cd4a8ec65b938 Mon Sep 17 00:00:00 2001\n"
+ "From: Santosh Shilimkar <santosh.shilimkar@ti.com>\n"
  "Date: Wed, 23 Jan 2013 13:56:19 +0530\n"
  "Subject: [PATCH] ARM: OMAP: Make use of available scu_a9_get_base() interface\n"
  "\n"
  "Drop the define and make use of scu_a9_get_base() which reads\n"
  "the physical address of SCU from CP15 register.\n"
  "\n"
- "Signed-off-by: Santosh Shilimkar <santosh.shilimkar-l0cyMroinI0@public.gmane.org>\n"
+ "Signed-off-by: Santosh Shilimkar <santosh.shilimkar@ti.com>\n"
  "---\n"
  " arch/arm/mach-omap2/omap-smp.c |    2 +-\n"
  " arch/arm/mach-omap2/omap44xx.h |    1 -\n"
@@ -156,4 +155,4 @@
  "-- \n"
  1.7.9.5
 
-0320386baa4512dba0b8e04457a525a9ad4c480cb712c257ed8ede9db9a96373
+f98ccad53e9c02f9cd33aa36d562ecfacb5cd4c96ed8651a71339a049dccf61c

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.