All of lore.kernel.org
 help / color / mirror / Atom feed
diff for duplicates of <5100C0F7.9080101@wwwdotorg.org>

diff --git a/a/1.txt b/N1/1.txt
index 5800fb0..ef643fe 100644
--- a/a/1.txt
+++ b/N1/1.txt
@@ -1,12 +1,12 @@
 On 01/23/2013 01:58 AM, Santosh Shilimkar wrote:
 > On Tuesday 22 January 2013 10:34 PM, Olof Johansson wrote:
 >> On Tue, Jan 22, 2013 at 8:57 AM, Stephen Warren
->> <swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org> wrote:
+>> <swarren@wwwdotorg.org> wrote:
 >>> On 01/21/2013 11:07 PM, Santosh Shilimkar wrote:
 >>>> On Tuesday 22 January 2013 11:22 AM, Hiroshi Doyu wrote:
 >>>>> Skip scu_enable(scu_base) if CPU is not Cortex A9 with SCU.
 >>>>>
->>>>> Signed-off-by: Hiroshi Doyu <hdoyu-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
+>>>>> Signed-off-by: Hiroshi Doyu <hdoyu@nvidia.com>
 >>>>> ---
 >>>> Looks fine. I will also update OMAP code with the new
 >>>> interface. Thanks.
diff --git a/a/content_digest b/N1/content_digest
index 3b7382a..5265040 100644
--- a/a/content_digest
+++ b/N1/content_digest
@@ -4,29 +4,21 @@
  "ref\050FEC503.2080602@wwwdotorg.org\0"
  "ref\0CAOesGMgtaCkiv285TU_vbAokN5M2MrANQ9piDcyXu5YMmbQq3A@mail.gmail.com\0"
  "ref\050FFA620.50008@ti.com\0"
- "ref\050FFA620.50008-l0cyMroinI0@public.gmane.org\0"
- "From\0Stephen Warren <swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>\0"
- "Subject\0Re: [v3 2/2] ARM: tegra: Skip scu_enable(scu_base) if not Cortex A9\0"
+ "From\0swarren@wwwdotorg.org (Stephen Warren)\0"
+ "Subject\0[v3 2/2] ARM: tegra: Skip scu_enable(scu_base) if not Cortex A9\0"
  "Date\0Wed, 23 Jan 2013 22:04:55 -0700\0"
- "To\0Santosh Shilimkar <santosh.shilimkar-l0cyMroinI0@public.gmane.org>\0"
- "Cc\0Olof Johansson <olof-nZhT3qVonbNeoWH0uzbU5w@public.gmane.org>"
-  Hiroshi Doyu <hdoyu-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
-  linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org
-  arnd-r2nGTMty4D4@public.gmane.org
-  Russell King <linux-lFZ/pmaqli7XmaaqVzeoHQ@public.gmane.org>
-  linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
- " linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\0"
+ "To\0linux-arm-kernel@lists.infradead.org\0"
  "\00:1\0"
  "b\0"
  "On 01/23/2013 01:58 AM, Santosh Shilimkar wrote:\n"
  "> On Tuesday 22 January 2013 10:34 PM, Olof Johansson wrote:\n"
  ">> On Tue, Jan 22, 2013 at 8:57 AM, Stephen Warren\n"
- ">> <swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org> wrote:\n"
+ ">> <swarren@wwwdotorg.org> wrote:\n"
  ">>> On 01/21/2013 11:07 PM, Santosh Shilimkar wrote:\n"
  ">>>> On Tuesday 22 January 2013 11:22 AM, Hiroshi Doyu wrote:\n"
  ">>>>> Skip scu_enable(scu_base) if CPU is not Cortex A9 with SCU.\n"
  ">>>>>\n"
- ">>>>> Signed-off-by: Hiroshi Doyu <hdoyu-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>\n"
+ ">>>>> Signed-off-by: Hiroshi Doyu <hdoyu@nvidia.com>\n"
  ">>>>> ---\n"
  ">>>> Looks fine. I will also update OMAP code with the new\n"
  ">>>> interface. Thanks.\n"
@@ -90,4 +82,4 @@
  "\n"
  2) Apply the new posting of the Tegra114 patch series.
 
-fd0f21a69be7222c79b9015776babf82183041b98b5e5107d8ce78e806087f88
+609026184ef99237ab097e94b1b0011d56b92c6055d9b9f0ccc4fa109ecdc28e

diff --git a/a/1.txt b/N2/1.txt
index 5800fb0..ef643fe 100644
--- a/a/1.txt
+++ b/N2/1.txt
@@ -1,12 +1,12 @@
 On 01/23/2013 01:58 AM, Santosh Shilimkar wrote:
 > On Tuesday 22 January 2013 10:34 PM, Olof Johansson wrote:
 >> On Tue, Jan 22, 2013 at 8:57 AM, Stephen Warren
->> <swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org> wrote:
+>> <swarren@wwwdotorg.org> wrote:
 >>> On 01/21/2013 11:07 PM, Santosh Shilimkar wrote:
 >>>> On Tuesday 22 January 2013 11:22 AM, Hiroshi Doyu wrote:
 >>>>> Skip scu_enable(scu_base) if CPU is not Cortex A9 with SCU.
 >>>>>
->>>>> Signed-off-by: Hiroshi Doyu <hdoyu-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
+>>>>> Signed-off-by: Hiroshi Doyu <hdoyu@nvidia.com>
 >>>>> ---
 >>>> Looks fine. I will also update OMAP code with the new
 >>>> interface. Thanks.
diff --git a/a/content_digest b/N2/content_digest
index 3b7382a..88f1d3e 100644
--- a/a/content_digest
+++ b/N2/content_digest
@@ -4,29 +4,28 @@
  "ref\050FEC503.2080602@wwwdotorg.org\0"
  "ref\0CAOesGMgtaCkiv285TU_vbAokN5M2MrANQ9piDcyXu5YMmbQq3A@mail.gmail.com\0"
  "ref\050FFA620.50008@ti.com\0"
- "ref\050FFA620.50008-l0cyMroinI0@public.gmane.org\0"
- "From\0Stephen Warren <swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org>\0"
+ "From\0Stephen Warren <swarren@wwwdotorg.org>\0"
  "Subject\0Re: [v3 2/2] ARM: tegra: Skip scu_enable(scu_base) if not Cortex A9\0"
  "Date\0Wed, 23 Jan 2013 22:04:55 -0700\0"
- "To\0Santosh Shilimkar <santosh.shilimkar-l0cyMroinI0@public.gmane.org>\0"
- "Cc\0Olof Johansson <olof-nZhT3qVonbNeoWH0uzbU5w@public.gmane.org>"
-  Hiroshi Doyu <hdoyu-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>
-  linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org
-  arnd-r2nGTMty4D4@public.gmane.org
-  Russell King <linux-lFZ/pmaqli7XmaaqVzeoHQ@public.gmane.org>
-  linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org
- " linux-tegra-u79uwXL29TY76Z2rM5mHXA@public.gmane.org\0"
+ "To\0Santosh Shilimkar <santosh.shilimkar@ti.com>\0"
+ "Cc\0Olof Johansson <olof@lixom.net>"
+  Hiroshi Doyu <hdoyu@nvidia.com>
+  linux-arm-kernel@lists.infradead.org
+  arnd@arndb.de
+  Russell King <linux@arm.linux.org.uk>
+  linux-kernel@vger.kernel.org
+ " linux-tegra@vger.kernel.org\0"
  "\00:1\0"
  "b\0"
  "On 01/23/2013 01:58 AM, Santosh Shilimkar wrote:\n"
  "> On Tuesday 22 January 2013 10:34 PM, Olof Johansson wrote:\n"
  ">> On Tue, Jan 22, 2013 at 8:57 AM, Stephen Warren\n"
- ">> <swarren-3lzwWm7+Weoh9ZMKESR00Q@public.gmane.org> wrote:\n"
+ ">> <swarren@wwwdotorg.org> wrote:\n"
  ">>> On 01/21/2013 11:07 PM, Santosh Shilimkar wrote:\n"
  ">>>> On Tuesday 22 January 2013 11:22 AM, Hiroshi Doyu wrote:\n"
  ">>>>> Skip scu_enable(scu_base) if CPU is not Cortex A9 with SCU.\n"
  ">>>>>\n"
- ">>>>> Signed-off-by: Hiroshi Doyu <hdoyu-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>\n"
+ ">>>>> Signed-off-by: Hiroshi Doyu <hdoyu@nvidia.com>\n"
  ">>>>> ---\n"
  ">>>> Looks fine. I will also update OMAP code with the new\n"
  ">>>> interface. Thanks.\n"
@@ -90,4 +89,4 @@
  "\n"
  2) Apply the new posting of the Tegra114 patch series.
 
-fd0f21a69be7222c79b9015776babf82183041b98b5e5107d8ce78e806087f88
+1f55419a3ade33cb14e87b64fc55b97d7bcbb073e51ba54d86b141d40e59fd30

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.