diff for duplicates of <51236E11.1030900@ti.com> diff --git a/a/1.txt b/N1/1.txt index 1c44501..2ffd422 100644 --- a/a/1.txt +++ b/N1/1.txt @@ -14,7 +14,7 @@ On Tuesday 19 February 2013 05:44 PM, Felipe Balbi wrote: >>> This helps in an almost booting Kernel (minimal) by only relying on >>> ARM parts for an A9 one core SMP. >>> ->>> Signed-off-by: Afzal Mohammed <afzal-l0cyMroinI0@public.gmane.org> +>>> Signed-off-by: Afzal Mohammed <afzal@ti.com> >>> --- >> As mentioned in cover-letter, I don't think we have good >> reasoning to make TWD to work with UP configuration. Even diff --git a/a/content_digest b/N1/content_digest index e72cc69..5f5a4c8 100644 --- a/a/content_digest +++ b/N1/content_digest @@ -2,23 +2,10 @@ "ref\0a7f62b8580aa4b33d5658f4f03371a453adaea9b.1361186097.git.afzal@ti.com\0" "ref\051235076.8040200@ti.com\0" "ref\020130219121400.GP23197@arwen.pp.htv.fi\0" - "ref\020130219121400.GP23197-S8G//mZuvNWo5Im9Ml3/Zg@public.gmane.org\0" - "From\0Santosh Shilimkar <santosh.shilimkar-l0cyMroinI0@public.gmane.org>\0" - "Subject\0Re: [PATCH, RFC 2/8] ARM: twd: register clock event for 1 core SMP\0" + "From\0santosh.shilimkar@ti.com (Santosh Shilimkar)\0" + "Subject\0[PATCH, RFC 2/8] ARM: twd: register clock event for 1 core SMP\0" "Date\0Tue, 19 Feb 2013 17:50:33 +0530\0" - "To\0balbi-l0cyMroinI0@public.gmane.org\0" - "Cc\0Afzal Mohammed <afzal-l0cyMroinI0@public.gmane.org>" - Russell King <linux-lFZ/pmaqli7XmaaqVzeoHQ@public.gmane.org> - linux-doc-u79uwXL29TY76Z2rM5mHXA@public.gmane.org - Sekhar Nori <nsekhar-l0cyMroinI0@public.gmane.org> - devicetree-discuss-uLR06cmDAlY/bJ5BZ2RsiQ@public.gmane.org - Nicolas Pitre <nico-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org> - Will Deacon <will.deacon-5wv7dgnIgG8@public.gmane.org> - linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org - Rob Herring <rob.herring-bsGFqQB8/DxBDgjK7y7TUQ@public.gmane.org> - Syed Mohammed Khasim <khasim-l0cyMroinI0@public.gmane.org> - linux-omap-u79uwXL29TY76Z2rM5mHXA@public.gmane.org - " linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org\0" + "To\0linux-arm-kernel@lists.infradead.org\0" "\00:1\0" "b\0" "On Tuesday 19 February 2013 05:44 PM, Felipe Balbi wrote:\n" @@ -37,7 +24,7 @@ ">>> This helps in an almost booting Kernel (minimal) by only relying on\n" ">>> ARM parts for an A9 one core SMP.\n" ">>>\n" - ">>> Signed-off-by: Afzal Mohammed <afzal-l0cyMroinI0@public.gmane.org>\n" + ">>> Signed-off-by: Afzal Mohammed <afzal@ti.com>\n" ">>> ---\n" ">> As mentioned in cover-letter, I don't think we have good\n" ">> reasoning to make TWD to work with UP configuration. Even\n" @@ -56,4 +43,4 @@ "Regards,\n" Santosh -e4924394f5adab2e71b4dddb812bfbfce5baeae41075fd202dcb19d68bc2a5e1 +3ffb302a1bab5f78d72c80114736bc8a5c4719c2ab5150560e9d4c3f6965c8f0
diff --git a/a/1.txt b/N2/1.txt index 1c44501..2ffd422 100644 --- a/a/1.txt +++ b/N2/1.txt @@ -14,7 +14,7 @@ On Tuesday 19 February 2013 05:44 PM, Felipe Balbi wrote: >>> This helps in an almost booting Kernel (minimal) by only relying on >>> ARM parts for an A9 one core SMP. >>> ->>> Signed-off-by: Afzal Mohammed <afzal-l0cyMroinI0@public.gmane.org> +>>> Signed-off-by: Afzal Mohammed <afzal@ti.com> >>> --- >> As mentioned in cover-letter, I don't think we have good >> reasoning to make TWD to work with UP configuration. Even diff --git a/a/content_digest b/N2/content_digest index e72cc69..5c1e0fb 100644 --- a/a/content_digest +++ b/N2/content_digest @@ -2,23 +2,27 @@ "ref\0a7f62b8580aa4b33d5658f4f03371a453adaea9b.1361186097.git.afzal@ti.com\0" "ref\051235076.8040200@ti.com\0" "ref\020130219121400.GP23197@arwen.pp.htv.fi\0" - "ref\020130219121400.GP23197-S8G//mZuvNWo5Im9Ml3/Zg@public.gmane.org\0" - "From\0Santosh Shilimkar <santosh.shilimkar-l0cyMroinI0@public.gmane.org>\0" + "From\0Santosh Shilimkar <santosh.shilimkar@ti.com>\0" "Subject\0Re: [PATCH, RFC 2/8] ARM: twd: register clock event for 1 core SMP\0" "Date\0Tue, 19 Feb 2013 17:50:33 +0530\0" - "To\0balbi-l0cyMroinI0@public.gmane.org\0" - "Cc\0Afzal Mohammed <afzal-l0cyMroinI0@public.gmane.org>" - Russell King <linux-lFZ/pmaqli7XmaaqVzeoHQ@public.gmane.org> - linux-doc-u79uwXL29TY76Z2rM5mHXA@public.gmane.org - Sekhar Nori <nsekhar-l0cyMroinI0@public.gmane.org> - devicetree-discuss-uLR06cmDAlY/bJ5BZ2RsiQ@public.gmane.org - Nicolas Pitre <nico-QSEj5FYQhm4dnm+yROfE0A@public.gmane.org> - Will Deacon <will.deacon-5wv7dgnIgG8@public.gmane.org> - linux-kernel-u79uwXL29TY76Z2rM5mHXA@public.gmane.org - Rob Herring <rob.herring-bsGFqQB8/DxBDgjK7y7TUQ@public.gmane.org> - Syed Mohammed Khasim <khasim-l0cyMroinI0@public.gmane.org> - linux-omap-u79uwXL29TY76Z2rM5mHXA@public.gmane.org - " linux-arm-kernel-IAPFreCvJWM7uuMidbF8XUB+6BGkLq7r@public.gmane.org\0" + "To\0<balbi@ti.com>\0" + "Cc\0Afzal Mohammed <afzal@ti.com>" + <linux-omap@vger.kernel.org> + <linux-arm-kernel@lists.infradead.org> + <devicetree-discuss@lists.ozlabs.org> + <linux-doc@vger.kernel.org> + <linux-kernel@vger.kernel.org> + Russell King <linux@arm.linux.org.uk> + Tony Lindgren <tony@atomide.com> + Marc Zyngier <marc.zyngier@arm.com> + Nicolas Pitre <nico@linaro.org> + Will Deacon <will.deacon@arm.com> + Linus Walleij <linus.walleij@linaro.org> + Rob Herring <rob.herring@calxeda.com> + Grant Likely <grant.likely@secretlab.ca> + Rob Landley <rob@landley.net> + Sekhar Nori <nsekhar@ti.com> + " Syed Mohammed Khasim <khasim@ti.com>\0" "\00:1\0" "b\0" "On Tuesday 19 February 2013 05:44 PM, Felipe Balbi wrote:\n" @@ -37,7 +41,7 @@ ">>> This helps in an almost booting Kernel (minimal) by only relying on\n" ">>> ARM parts for an A9 one core SMP.\n" ">>>\n" - ">>> Signed-off-by: Afzal Mohammed <afzal-l0cyMroinI0@public.gmane.org>\n" + ">>> Signed-off-by: Afzal Mohammed <afzal@ti.com>\n" ">>> ---\n" ">> As mentioned in cover-letter, I don't think we have good\n" ">> reasoning to make TWD to work with UP configuration. Even\n" @@ -56,4 +60,4 @@ "Regards,\n" Santosh -e4924394f5adab2e71b4dddb812bfbfce5baeae41075fd202dcb19d68bc2a5e1 +87385707a134b4ac05800415bf8181293893d9ccb60dd7146e96c3c14936355e
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.